Transforming Electronic Interconnect. Tim Olson Founder & CTO Deca Technologies
|
|
- Thomasina Hicks
- 5 years ago
- Views:
Transcription
1 Transforming Electronic Interconnect Tim Olson Founder & CTO Deca Technologies
2 Changing Form X-ray images courtesy of Nick Veasey & flickr.com
3 Shipments in millions Changing Form Smartphone Sales Have Overtaken PCs Smartphones Desktop & Notebook PCs Sources: Gartner, Statista & IDC
4 Electronic Interconnect Different industries serving different levels FOUNDRY SATS EMS Device (Chip Level) Package (1 st Level) System (2 nd Level) SATS & EMS images courtesy of Prismark & Chipworks
5 Electronic Interconnect Chip Level The SoC (System on a Chip) FOUNDRY Device (Chip Level)
6 Electronic Interconnect Chip Level The SoC IP Blocks MCU core(s) Power Mgmt Flash SRAM ADC, DAC NVM Interfaces DRAM SRAM I 2 C SPI RF Functions Tx, Rx BB
7 Electronic Interconnect Different industries, different dimensions FOUNDRY SATS EMS Device Nanometers Package Microns System Millimeters
8 Source: SEC filings from company websites coming from different financial backgrounds 60% Capital Intensity (Annual capex annual revenue) 60% 50% Gross Margin% 50% 40% 30% Leading Foundry 40% 30% Leading Foundry 20% 10% 0% SATS Providers) Leading EMS 20% 50% 40% Operating Income% 10% SATS Providers (Top 4 average) 30% 20% Leading Foundry 0% Leading EMS 10% 0% SATS Providers Leading EMS
9 yet historical supply chain boundaries are blurring
10 while costs remain quite different Chip Level Electronic Interconnect Technology Typical Geometries Typical Cost Digital processor 20 to 28nm 7 per mm 2 Analog 55 to 130nm 3 per mm 2 RF 65 to 180nm 2 per mm 2 1 st Level Electronic Interconnect Typical Cost Flip chip CSP packaging 0.7 per mm 2 2 nd Level Electronic Interconnect Typical Cost 10 layer Smartphone motherboard 0.4 per mm 2
11 What if? the functional blocks of an SoC Analog Analog MCU MCU Flash RF Flash RF were disintegrated
12 and re-integrated in a new way MCU With integrated Analog & Flash RF
13 and re-integrated in a new way
14 utilizing fan-out technology to connect functional blocks routing across mold compound to create a wafer level SoC
15 defining the wafer level SoC Wafer Level SoC : a group of individual semiconductor functional blocks arranged in close proximity within mold compound allowing wafer level electronic interconnect to extend beyond the bounds of silicon creating system on a chip functionality
16 defining the wafer level SoC Wafer Level SoC : a group of individual semiconductor functional blocks arranged in close proximity within mold compound allowing wafer level electronic interconnect to extend beyond the bounds of silicon creating system on a chip functionality
17 it all comes down to cost, can fan-out deliver? Technology Cost Comparison Cents per mm Fan-out potential Adv Si Analog Si RF Si FC CSP OEM PCB
18 overcoming the greatest barrier, capital cost Chip attach cost breakthrough Die placement at high speed with a low cost of capital Enabled by Wafer fab cost breakthrough Wafers fabricated on non-fab capital equipment Inspired by Solar wafer fab manufacturing
19 with advanced lithography capability for wafer level SoCs M-Series technology Planarized interconnect surface Fabricated in 300mm round or larger square panel formats Planar surface enables lithography below 1µm feature size
20 might fan-out technology reshape our future? with the possibility to Create wafer level SoCs with optimized functional blocks Slash SoC development time by an order of magnitude Cut product development cost by factors Enable ever higher levels of system integration
21 in summary We hold the power in our hands to transform electronic interconnect and create the wafer level SoC of tomorrow
22 Thank You Acknowledgements The author would like to express his appreciation to Lakshmi Bora & Suresh Jayaraman of Deca Technologies and Dr. Ali Keshavarzi of Cypress Semiconductor for their technical contributions
TABLE OF CONTENTS III. Section 1. Executive Summary
Section 1. Executive Summary... 1-1 Section 2. Global IC Industry Outlook and Cycles... 2-1 IC Insights' Forecast Methodology... 2-1 Overview... 2-1 Worldwide GDP... 2-1 Electronic System Sales... 2-2
More informationBurn-in & Test Socket Workshop
Burn-in & Test Socket Workshop IEEE March 4-7, 2001 Hilton Mesa Pavilion Hotel Mesa, Arizona IEEE COMPUTER SOCIETY Sponsored By The IEEE Computer Society Test Technology Technical Council COPYRIGHT NOTICE
More informationBRIDGING THE GLOBE WITH INNOVATIVE TECHNOLOGY
BRIDGING THE GLOBE WITH INNOVATIVE TECHNOLOGY Semiconductor Link Processing & Ultra-Thin Semi Wafer Dicing Louis Vintro VP & General Manager, Semiconductor Products Division Semiconductor Link Processing
More informationMonolithic 3D Integration using Standard Fab & Standard Transistors. Zvi Or-Bach CEO MonolithIC 3D Inc.
Monolithic 3D Integration using Standard Fab & Standard Transistors Zvi Or-Bach CEO MonolithIC 3D Inc. 3D Integration Through Silicon Via ( TSV ), Monolithic Increase integration Reduce interconnect total
More informationAdvanced CSP & Turnkey Solutions. Fumio Ohyama Tera Probe, Inc.
Advanced CSP & Turnkey Solutions Fumio Ohyama Tera Probe, Inc. Tera Probe - Corporate Overview 1. Company : Tera Probe, Inc. 2. Founded : August, 2005 3. Capital : Approx. USD118.2 million (as of March
More informationProblem 2 If the cost of a 12 inch wafer (actually 300mm) is $3500, what is the cost/die for the circuit in Problem 1.
EE 330 Homework 1 Fall 2016 Due Friday Aug 26 Problem 1 Assume a simple circuit requires 1,000 MOS transistors on a die and that all transistors are minimum sized. If the transistors are fabricated in
More informationSoC Memory Interfaces. Today and tomorrow at TSMC 2013 TSMC, Ltd
SoC Memory Interfaces. Today and tomorrow at TSMC 2013 TSMC, Ltd 2 Agenda TSMC IP Ecosystem DDR Interfaces for SoCs Summary 3 TSMC Highlights Founded in 1987 The world's first dedicated semiconductor foundry
More informationCredit Suisse European Technology Conference
Credit Suisse European Technology Conference Franki D Hoore Director European Investor Relations May 12, 2010 / Slide 1 Safe Harbor "Safe Harbor" Statement under the US Private Securities Litigation Reform
More information3D systems-on-chip. A clever partitioning of circuits to improve area, cost, power and performance. The 3D technology landscape
Edition April 2017 Semiconductor technology & processing 3D systems-on-chip A clever partitioning of circuits to improve area, cost, power and performance. In recent years, the technology of 3D integration
More informationI N V E S T O R S P R E S E N T A T I O N
I N V E S T O R S P R E S E N T A T I O N Rafi Amit, CEO Moshe Eisenberg, CFO November 2018 SAFE HARBOR The information presented today contains forward-looking statements that relate to anticipated future
More informationDirect Imaging Solutions for Advanced Fan-Out Wafer-Level and Panel-Level Packaging
Semicon Europe 2018 Direct Imaging Solutions for Advanced Fan-Out Wafer-Level and Panel-Level Packaging November 16, 2018 by Mark Goeke SCREEN SPE Germany GmbH 1 SCREEN Semiconductor s Target Market Target
More informationNatixis Technology Conference
Natixis Technology Conference Marcel Kemp Director Investor Relations - Europe March 24, 2016 Forward looking statements This document contains statements relating to certain projections and business trends
More informationNew Silicon Frontiers: Physically Flexible System-on-a-Chip
New Silicon Frontiers: Physically Flexible System-on-a-Chip Richard L. Chaney, Douglas R. Hackler, Kelly J. DeGregorio, Dale G. Wilson This work sponsored in part by the Rapid Response Technology Office
More information3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA
3D SYSTEM INTEGRATION TECHNOLOGY CHOICES AND CHALLENGE ERIC BEYNE, ANTONIO LA MANNA OUTLINE 3D Application Drivers and Roadmap 3D Stacked-IC Technology 3D System-on-Chip: Fine grain partitioning Conclusion
More informationNanya Technology DRAM Environment & Company Update
Nanya Technology DRAM Environment & Company Update Presentation to Investors and Analysts 21 June 2016 Joseph Wu, AVP & Deputy Spokesman June 21, 2016 2016 Nanya Technology Corp. Safe Harbor The information
More informationSemiconductor Manufacturing Market Outlook: Fundamentals Point to Growth
Semiconductor Manufacturing Market Outlook: Fundamentals Point to Growth 3Q03 Semiconductor and Electronics Manufacturing Forecast San Jose, California 8 July 2003 Presenters: Klaus-Dieter Rinnen Mary
More informationLayout Analysis I/O. Analysis from an HD Video/Audio SoC
Sample Report Analysis from an HD Video/Audio SoC For any additional technical needs concerning semiconductor and electronics technology, please call Sales at Chipworks. 3685 Richmond Road, Suite 500,
More informationWLSI Extends Si Processing and Supports Moore s Law. Douglas Yu TSMC R&D,
WLSI Extends Si Processing and Supports Moore s Law Douglas Yu TSMC R&D, chyu@tsmc.com SiP Summit, Semicon Taiwan, Taipei, Taiwan, Sep. 9 th, 2016 Introduction Moore s Law Challenges Heterogeneous Integration
More informationFBR Capital Markets 12 th Annual Spring Investor Conference
FBR Capital Markets 12 th Annual Spring Investor Conference ASML continues to execute its leadership strategy Craig De Young VP Investor Relations and Corporate Communications New York City - May 28-29,
More informationTechSearch International, Inc.
On the Road to 3D ICs: Markets and Solutions E. Jan Vardaman President TechSearch International, Inc. www.techsearchinc.com High future cost of lithography Severe interconnect delay Noted in ITRS roadmap
More informationTechSearch International, Inc.
IoT and the Impact on MEMS and Sensors Packaging E. Jan Vardaman President and Founder TechSearch International, Inc. www.techsearchinc.com What is IoT? Internet of Things..Cisco s Internet of Everything
More informationInvestor Presentation October 2018
Investor Presentation October 2018 Safe Harbor This presentation contains forward-looking statements concerning Atomera Incorporated ( Atomera, the Company, we, us, and our ). The words believe, may, will,
More information3DIC & TSV interconnects
3DIC & TSV interconnects 2012 Business update Semicon Taiwan 2012 baron@yole.fr Infineon VTI Xilinx Synopsys Micron CEA LETI 2012 Copyrights Yole Developpement SA. All rights reserved. Semiconductor chip
More informationTechnology & Manufacturing
Technology & Manufacturing Kevin Ritchie Senior Vice President Technology and Manufacturing Group Development & Manufacturing Strategy Process Technology Leadership Flexible Development Options Internal
More informationWhite Paper. The Case for Developing Custom Analog. Custom analog SoCs - real option for more product managers.
The Case for Developing Custom Analog Custom analog SoCs - real option for more product managers. White Paper The contents of this document are owned or controlled by S3 Group and are protected under applicable
More informationSeptember 13, 2016 Keynote
BiTS China 2016 Premium Archive 2016 BiTS Workshop Image: 一花一菩提 /HuiTu.com September 13, 2016 Keynote Burn-in & Test Strategies Workshop www.bitsworkshop.org September 13, 2016 BiTS China 2016 Premium
More information3DIC & TSV interconnects business update
3DIC & TSV interconnects business update ASET presentation. Infineon VTI Xilinx Synopsys Micron CEA LETI 2012 Copyrights Yole Developpement SA. All rights reserved. Fields of Expertise Yole Developpement
More informationSEMI's Outlook - Fab Investments, Equipment and Materials Forecasts
SEMI's Outlook - Fab Investments, Equipment and Materials Forecasts SEMICON Korea Press Conference January 2018 Dan Tracy, Sr. Director SEMI Industry Research & Statistics Agenda 2017 Wrap Up 2018 Semiconductor
More informationSemiconductor Market Outlook. Analog Semiconductor Leaders' Forum October 2011
Semiconductor Market Outlook Analog Semiconductor Leaders' Forum October 2011 Q3 2011 Update Economic Outlook Semiconductor End Markets Semiconductor Forecast MAP Model Data: Analog, Power Management Foundries
More informationTechnology and Manufacturing
Technology and Manufacturing Executive Vice President Field Trip 2006 - London, May 23rd Field Trip 2006 - London, May 23rd Technology Technology Development Centers and Main Programs CMOS Logic Platform
More informationStrategy overview STACY J. SMITH GROUP PRESIDENT, MANUFACTURING, OPERATIONS AND SALES SEPTEMBER 19, 2017 TECHNOLOGY AND MANUFACTURING DAY
Strategy overview STACY J. SMITH GROUP PRESIDENT, MANUFACTURING, OPERATIONS AND SALES SEPTEMBER 19, 2017 Legal Disclaimer DISCLOSURES China Tech and Manufacturing Day 2017 occurs during Intel s Quiet Period,
More informationGlobal and China IC Manufacturing Industry Report, May 2012
Global and China IC Manufacturing Industry Report, 2011-2012 May 2012 STUDY GOAL AND OBJECTIVES This report provides the industry executives with strategically significant competitor information, analysis,
More informationCutting Power Consumption in HDD Electronics. Duncan Furness Senior Product Manager
Cutting Power Consumption in HDD Electronics Duncan Furness Senior Product Manager Situation Overview The industry continues to drive to lower power solutions Driven by: Need for higher reliability Extended
More informationAdvanced Heterogeneous Solutions for System Integration
Advanced Heterogeneous Solutions for System Integration Kees Joosse Director Sales, Israel TSMC High-Growth Applications Drive Product and Technology Smartphone Cloud Data Center IoT CAGR 12 17 20% 24%
More informationInnovation Leadership in Expanding Markets
Innovation Leadership in Expanding Markets Gary Dickerson CEO and President SEPTEMBER 27, 2017 External Use Forward-Looking Statements and Other Information This presentation contains forward-looking statements,
More informationARCHIVE 2008 COPYRIGHT NOTICE
Keynote Speaker ARCHIVE 2008 Packaging & Assembly in Pursuit of Moore s Law and Beyond Karl Johnson Ph.D. Vice President and Senior Fellow Advanced Packaging Systems Integration Laboratory Freescale Semiconductor
More informationARM Holdings plc Q4 and FY 2008 Results. 3 February 2009 London
ARM Holdings plc Q4 and FY 2008 Results 3 February 2009 London 1 Cautionary Statement Concerning Forward-Looking Statements This presentation contains forward-looking statements as defined in section 102
More informationSeptember 4, MoSys, Inc.
MoSys, Inc. Corporate Overview September 4, 2008 KAUFMAN BROS. 11 TH ANNUAL INVESTOR CONFERENCE 2008 MoSys, Inc. Safe Harbor Statement This presentation may contain forward-looking statements about the
More informationPiper Jaffray Europe Conference London
Piper Jaffray Europe Conference London Franki D Hoore Director Investor Relations June 22, 2010 / Slide 1 Safe Harbor "Safe Harbor" Statement under the US Private Securities Litigation Reform Act of 1995:
More informationKaufman Brothers 13 th Annual Investor Conference
Kaufman Brothers 13 th Annual Investor Conference Craig DeYoung, VP Investor Relations New York, New York September 14, 21 / Slide 1 Safe Harbor "Safe Harbor" Statement under the US Private Securities
More informationTechnology & Manufacturing. Kevin Ritchie Senior vice president, Technology & Manufacturing
Technology & Manufacturing Kevin Ritchie Senior vice president, Technology & Manufacturing 27 in review Manufacturing strategy continues to deliver financial results Accelerating analog leadership Increased
More informationInvestor Presentation. January 28, 2009
Investor Presentation January 28, 2009 Forward Looking Statements and Non-GAAP Financial Measures This presentation contains forward-looking statements that are based on our current opinions and estimates.
More informationB. Riley & Co. 16 th Annual Investor Conference. Jeffrey Andreson, CFO
B. Riley & Co. 16 th Annual Investor Conference Jeffrey Andreson, CFO May 2015 Forward-Looking Statements This communication contains forward-looking statements within the meaning of the safe harbor provisions
More informationThe Fujitsu ASIC Platform:
: Combining Engineering Expertise with Best-in-Class Tools and Process Technology to Deliver Cost-Efficient Custom Silicon TECHNOLOGY BACKGROUNDER Introduction Advanced ASIC (Application Specific Integrated
More informationEmbedded Quality for Test. Yervant Zorian LogicVision, Inc.
Embedded Quality for Test Yervant Zorian LogicVision, Inc. Electronics Industry Achieved Successful Penetration in Diverse Domains Electronics Industry (cont( cont) Met User Quality Requirements satisfying
More informationThe Rejuvenation of the Semiconductor Industry Ride the New Wave
The Rejuvenation of the Semiconductor Industry Ride the New Wave Rozalia Beica CTO Yole Developpement 1 1 Presentation Outline Yole Intro Market Drivers Advanced Packaging Global Trends Conclusions 2 2
More informationMulti-Die Packaging How Ready Are We?
Multi-Die Packaging How Ready Are We? Rich Rice ASE Group April 23 rd, 2015 Agenda ASE Brief Integration Drivers Multi-Chip Packaging 2.5D / 3D / SiP / SiM Design / Co-Design Challenges: an OSAT Perspective
More informationTechSearch International, Inc.
Alternatives on the Road to 3D TSV E. Jan Vardaman President TechSearch International, Inc. www.techsearchinc.com Everyone Wants to Have 3D ICs 3D IC solves interconnect delay problem bandwidth bottleneck
More informationTaiwan Semiconductor Manufacturing Company Ltd. Announces First Quarter Results for the Period Ended March 31, 2000
Page 1 FOR IMMEDIATE RELEASE CONTACT IN TAIWAN CONTACT IN NEW YORK Derek Tien or Julie Chan Mami Ogawa Finance Division TSMC Thomson Financial Investor Relations invest@tsmc.com.tw mami.ogawa@thomsonir.com
More informationFrom 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon. CEA. All rights reserved
From 3D Toolbox to 3D Integration: Examples of Successful 3D Applicative Demonstrators N.Sillon Agenda Introduction 2,5D: Silicon Interposer 3DIC: Wide I/O Memory-On-Logic 3D Packaging: X-Ray sensor Conclusion
More informationMarket Update. Peter Jenkins Vice President, Marketing. 24 November 2014
Market Update Peter Jenkins Vice President, Marketing 24 Forward looking statements This document contains statements relating to certain projections and business trends that are forward-looking, including
More informationInterconnect Challenges in a Many Core Compute Environment. Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp
Interconnect Challenges in a Many Core Compute Environment Jerry Bautista, PhD Gen Mgr, New Business Initiatives Intel, Tech and Manuf Grp Agenda Microprocessor general trends Implications Tradeoffs Summary
More informationCMOSETR Session C1, July 7 (Macroelectronics)
Universal Flexible Hybrid System Development Kit including MCU, ADC and RFIC Prepared for: CMOSETR Session C1, July 7 (Macroelectronics) Doug Hackler President & CEO doughackler@americansemi.com 208 336-2773
More informationAdvancing high performance heterogeneous integration through die stacking
Advancing high performance heterogeneous integration through die stacking Suresh Ramalingam Senior Director, Advanced Packaging European 3D TSV Summit Jan 22 23, 2013 The First Wave of 3D ICs Perfecting
More informationSample Table of Contents
Sample Table of Contents from System-on-Chip (SoC) For any additional technical needs concerning semiconductor and electronics technology, please call Sales at Chipworks. 3685 Richmond Road, Suite 500,
More informationArchive Keynote Address
Proceedings Archive March 15-18, 2015 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Keynote Address 2015 BiTS Workshop Image: BCFC/iStock Burn-in & Test Strategies Workshop www.bitsworkshop.org March
More informationEnabling Electronic Devices, Materials, and Processes with Physically Flexible ICs. Rich Chaney
Enabling Electronic Devices, Materials, and Processes with Physically Flexible ICs Rich Chaney Image from performancemanagementcompany.com Image from: theapplecollection.com Traditional Crunchy (rigid)
More informationGlobal and China Semiconductor Equipment Industry Report, Apr. 2012
Global and China Semiconductor Equipment Industry Report, 2011-2012 Apr. 2012 STUDY GOAL AND OBJECTIVES This report provides the industry executives with strategically significant competitor information,
More informationI N V E S T O R S P R E S E N T A T I O N
I N V E S T O R S P R E S E N T A T I O N Rafi Amit, CEO Moshe Eisenberg, CFO April 2018 SAFE HARBOR The information presented today contains forward-looking statements that relate to anticipated future
More informationTIRIAS RESEARCH. Lowering Barriers to Entry for ASICs. Why ASICs? Silicon Business Models
Technology industry Reporting Insights Advisory Services Whitepaper by TIRIAS Research June 20, 2017 There has never been a better time to build your own custom application specific integrated circuit
More informationIC Testing and Development in Semiconductor Area
IC Testing and Development in Semiconductor Area Prepare by Lee Zhang, 2004 Outline 1. Electronic Industry Development 2. Semiconductor Industry Development 4Electronic Industry Development Electronic
More informationPhone Wars The Hardware
Phone Wars The Hardware Page 2 Comneon is a 100% subsidiary of Infineon Technologies dedicated to mobile software Comneon was founded in 1991 Acquired by Infineon in 2000 Software for mobile phones 3GPP
More informationTrends in R&D Investments Global ICT Companies 2007 to 2011
Trends in R&D Investments Global ICT Companies 2007 to 2011 Alain Stekke DG INFSO Economic and Statistical Unit Georg Kelm DG INFSO Nanoelectronics Unit R&D Data 2010 Digital Competitiveness Report Eurostat
More informationUBS Technology Conference 2011 Franki D Hoore - Director European Investor Relations London, March 10, 2011
UBS Technology Conference Franki D Hoore - Director European Investor Relations London, March 10, / Slide 1 Safe Harbor "Safe Harbor" Statement under the US Private Securities Litigation Reform Act of
More informationSiP Catalyst for Innovation. SWDFT Conference Calvin Cheung ASE Group
SiP Catalyst for Innovation SWDFT Conference Calvin Cheung ASE Group May 31, 2007 Outline Consumer Electronic Market > Consumer Electronics Market Trends > SiP Drives Innovation > SiP Category SiP - Challenges
More information2010 UBS Global Technology and Services Conference
2010 UBS Global Technology and Services Conference Eric Meurice CEO New York, New York June 8, 2010 / Slide 1 Safe Harbor "Safe Harbor" Statement under the US Private Securities Litigation Reform Act of
More informationSEMI 大半导体产业网 MEMS Packaging Technology Trend
MEMS Packaging Technology Trend Authors Name: KC Yee Company Name: ASE Group Present Date:9/9/2010 1 Overview Market Trend Packaging Technology Trend Summary 2 2 MEMS Applications Across 4C Automotive
More informationApplications, Processing and Integration Options for High Dielectric Constant Multi-Layer Thin-Film Barium Strontium Titanate (BST) Capacitors
Applications, Processing and Integration Options for High Dielectric Constant Multi-Layer Thin-Film Barium Strontium Titanate (BST) Capacitors Agenda Introduction What is BST? Unique Characteristics of
More information2008 Mobile World Congress. February 12, Barcelona
2008 Mobile World Congress February 12, 2008 - Barcelona 2008 Mobile World Congress Tommi Uhari Executive Vice President Mobile, Multimedia and Communications Group February 12, 2008 - Barcelona Agenda
More informationSilicon Memories. Why store things in silicon? It s fast!!! Compatible with logic devices (mostly)
Memories and SRAM 1 Silicon Memories Why store things in silicon? It s fast!!! Compatible with logic devices (mostly) The main goal is to be cheap Dense -- The smaller the bits, the less area you need,
More informationPhysical Design Implementation for 3D IC Methodology and Tools. Dave Noice Vassilios Gerousis
I NVENTIVE Physical Design Implementation for 3D IC Methodology and Tools Dave Noice Vassilios Gerousis Outline 3D IC Physical components Modeling 3D IC Stack Configuration Physical Design With TSV Summary
More informationIntroduction 1. GENERAL TRENDS. 1. The technology scale down DEEP SUBMICRON CMOS DESIGN
1 Introduction The evolution of integrated circuit (IC) fabrication techniques is a unique fact in the history of modern industry. The improvements in terms of speed, density and cost have kept constant
More informationMidyear 2002 Semiconductor Manufacturing Market: Foundry (Executive Summary) Executive Summary
Midyear 2002 Semiconductor Manufacturing Market: Foundry (Executive Summary) Executive Summary Publication Date: August 27, 2002 Author James Hines This document has been published to the following Cluster
More informationAdvances in Flexible Hybrid Electronics Reliability
Advances in Flexible Hybrid Electronics Reliability LOPEC Smart & Hybrid Systems Munich 3/29/17 This work sponsored in part by Air Force Research Laboratory, Wright-Patterson AFB, for supporting reliability
More informationMoore s s Law, 40 years and Counting
Moore s s Law, 40 years and Counting Future Directions of Silicon and Packaging Bill Holt General Manager Technology and Manufacturing Group Intel Corporation InterPACK 05 2005 Heat Transfer Conference
More informationTransforming a Leading-Edge Microprocessor Wafer Fab into a World Class Silicon Foundry. Dr. Thomas de Paly
Transforming a Leading-Edge Microprocessor Wafer Fab into a World Class Silicon Foundry Dr. Thomas de Paly October 06, 2009 Opportunity Meets Vision Vision To be the first truly global semiconductor foundry,
More informationYE02 Semiconductor Manufacturing Market: Foundry Services (Executive Summary) Executive Summary
YE02 Semiconductor Manufacturing Market: Foundry Services (Executive Summary) Executive Summary Publication Date: 15 April 2003 Author James Hines This document has been published to the following Marketplace
More informationFY2011 Financial Forecast and Basic Management Policy
FY2011 Financial Forecast and Basic Management Policy Hiroshi Takenaka, President & CEO May 12, 2010 25 FY2010 Review 26 FY2010 Initial Financial Estimates vs. Results (Billions of yen) Net sales Initial
More informationGlobal and China IC Substrate Industry Report, Apr. 2012
Global and China IC Substrate Industry Report, 2011-2012 Apr. 2012 STUDY GOAL AND OBJECTIVES This report provides the industry executives with strategically significant competitor information, analysis,
More informationEECS 598: Integrating Emerging Technologies with Computer Architecture. Lecture 10: Three-Dimensional (3D) Integration
1 EECS 598: Integrating Emerging Technologies with Computer Architecture Lecture 10: Three-Dimensional (3D) Integration Instructor: Ron Dreslinski Winter 2016 University of Michigan 1 1 1 Announcements
More informationSOITEC REPORTS SECOND QUARTER FY 17 REVENUES OF 56.7 M, UP 4% COMPARED WITH THE SECOND QUARTER OF FY 16 AT CONSTANT EXCHANGE RATES
SOITEC REPORTS SECOND QUARTER FY 17 REVENUES OF 56.7 M, UP 4% COMPARED WITH THE SECOND QUARTER OF FY 16 AT CONSTANT EXCHANGE RATES Continued sustainable growth in Communication & Power 200-mm wafer sales
More informationE. Jan Vardaman President & Founder TechSearch International, Inc.
J Wednesday 3/12/14 11:30am Kiva Ballroom TRENDS IN WAFER LEVEL PACKAGING: THIN IS IN! by E. Jan Vardaman President & Founder TechSearch International, Inc. an Vardaman, President and Founder of TechSearch
More informationADVANCED FPGA BASED SYSTEM DESIGN. Dr. Tayab Din Memon Lecture 3 & 4
ADVANCED FPGA BASED SYSTEM DESIGN Dr. Tayab Din Memon tayabuddin.memon@faculty.muet.edu.pk Lecture 3 & 4 Books Recommended Books: Text Book: FPGA Based System Design by Wayne Wolf Overview Why VLSI? Moore
More informationPerformance and Strategy
NASDAQ/ TASE: TSEM Performance and Strategy IR Presentation September 2014 Disclaimers Forward Looking Statements This presentation contains forward looking statements within the meaning of the safe harbor
More informationWho will benefit from micro LEDs with new generation GaN-on-Si?
Who will benefit from micro LEDs with new generation GaN-on-Si? Alexander Loesing CMO and co-founder, ALLOS Semiconductors GmbH Taipei, 13th April 2017 Outline Introducing ALLOS GaN-on-Si for (conventional)
More informationDriving Semiconductor Industry Optimization From. Walden C. Rhines. CHAIRMAN & CEO Mentor Graphics Corporation
Driving Semiconductor Industry Optimization From U.S.-Taiwan-China Relationships Walden C. Rhines CHAIRMAN & CEO Mentor Graphics Corporation U.S.-Taiwan-China Semiconductor Optimization Growing the total
More informationMoore s Law: Alive and Well. Mark Bohr Intel Senior Fellow
Moore s Law: Alive and Well Mark Bohr Intel Senior Fellow Intel Scaling Trend 10 10000 1 1000 Micron 0.1 100 nm 0.01 22 nm 14 nm 10 nm 10 0.001 1 1970 1980 1990 2000 2010 2020 2030 Intel Scaling Trend
More information5.2 Technology Leadership
5.1.4 Production in 2009 and 2008 Unit: Capacity / Output (8-inch equivalent wafers) / Amount (NT$ thousands) Wafers Year Capacity Output Amount 2009 9,954,558 7,582,664 150,572,709 2008 9,376,612 8,350,692
More informationTOWER SEMICONDUCTOR COMPLETES MERGER WITH JAZZ TECHNOLOGIES
NEWS ANNOUNCEMENT FOR IMMEDIATE RELEASE TOWER SEMICONDUCTOR COMPLETES MERGER WITH JAZZ TECHNOLOGIES Merger Creates: Leading specialty foundry with increased capacity and scale offering a comprehensive
More informationSafe Harbor Notice. MPI Corporation.
MPI. (6223.TT) Safe Harbor Notice The information herein contains forward-looking statements. We have based these forward-looking statements on our current expectations and projections about future events.
More informationMicronic Mydata Q4, Peter Uddfors, President and CEO Carl-Johan Blomberg, CFO 1 February, 2011
Micronic Mydata Q4, 2010 Peter Uddfors, President and CEO Carl-Johan Blomberg, CFO 1 February, 2011 Agenda Brief company presentation Key figures Q4, 2010 Market information Outlook Page 2 Micronic Mydata
More informationCAD for VLSI. Debdeep Mukhopadhyay IIT Madras
CAD for VLSI Debdeep Mukhopadhyay IIT Madras Tentative Syllabus Overall perspective of VLSI Design MOS switch and CMOS, MOS based logic design, the CMOS logic styles, Pass Transistors Introduction to Verilog
More informationEmbedded 28-nm Charge-Trap NVM Technology
Embedded 28-nm Charge-Trap NVM Technology Igor Kouznetsov Santa Clara, CA 1 Outline Embedded NVM applications Charge-trap NVM at Cypress Scaling Key Flash macro specs 28-nm Flash memory reliability Conclusions
More informationGlobal and China IC Substrate Industry Report, Mar. 2015
Global and China IC Substrate Industry Report, 2015 Mar. 2015 STUDY GOAL AND OBJECTIVES This report provides the industry executives with strategically significant competitor information, analysis, insight
More informationThe Storage Chasm: Implications for the Future of HDD and Solid State Storage
The Storage Chasm: Implications for the Future of HDD and Solid State Storage An examination of the storage hierarchy from an economic point of view S. R. Hetzler IBM Fellow, Manager Storage Architecture
More informationShaping Solutions in Advanced Semiconductor Assembly and Test. Pranab Sarma, Product Engineering Manager
Shaping Solutions in Advanced Semiconductor Assembly and Test Pranab Sarma, Product Engineering Manager STATS ChipPAC Overview 2 What we do total turnkey solutions Wafer design Outsourced Semiconductor
More informationLITHOGRAPHY CHALLENGES AND CONSIDERATIONS FOR EMERGING FAN-OUT WAFER LEVEL PACKAGING APPLICATIONS
LITHOGRAPHY CHALLENGES AND CONSIDERATIONS FOR EMERGING FAN-OUT WAFER LEVEL PACKAGING APPLICATIONS Robert L. Hsieh, Detlef Fuchs, Warren W. Flack, and Manish Ranjan Ultratech Inc. San Jose, CA, USA mranjan@ultratech.com
More information2017 American Semiconductor, Inc. All rights reserved. 1
1 Advances in Flexible Hybrid Electronics Reliability This work sponsored in part by the Air Force Research Laboratory, Wright-Patterson AFB and Rapid Response Technology Office, under the programs Enabling
More informationNanya Technology. CREDIT SUISSE 18th Annual Asian Technology Conference
Nanya Technology CREDIT SUISSE 18th Annual Asian Technology Conference Presentation to Investors & Analysts, September 6 th -7 th, 2017 Dr. Pei Ing Lee, President & Spokesman Mr. Joseph Wu, AVP & Deputy
More informationAdvances in Flexible Hybrid Electronics Reliability
Advances in Flexible Hybrid Electronics Reliability This work sponsored in part by the Air Force Research Laboratory, Wright-Patterson AFB and Rapid Response Technology Office, under the programs Enabling
More information