Chapter 3 Simplification of Boolean functions


 Sydney Benson
 4 years ago
 Views:
Transcription
1 3.1 Introduction Chapter 3 Simplification of Boolean functions In this chapter, we are going to discuss several methods for simplifying the Boolean function. What is the need for simplifying the Boolean functions? The reason is that by simplifying the Boolean function we can reduce the required number of gates and so we can reduce the size of the circuit and thereby reduces cost also. We will explain the need for simplification of Boolean function by taking an example. Consider another Boolean function F1 = x y z+x yz+xy. First obtain the required complement function. Note that for x and y only complemented variable needed, not for z. Figure 3.1
2 Figure 3.2 To implement this Boolean function, we need two NOT gates, two 3 inputs AND gates, one 2 inputs AND gate and one 3 inputs OR gate. Let us simplify this Boolean function using postulates and theorems, and then implement the Boolean function. F1 = x y z+x yz+xy =x z(y +y)+xy (by taking x z term common) = x z+xy (because y+y = y +y = 1) Now implement this simplified Boolean function. Figure 3.3
3 After simplification of Boolean function, now we need one NOT gate, one 2 inputs AND gate and one 2 inputs OR gate. We can see the difference between these two circuits and I hope this example will demonstrate you the need for simplifying the Boolean function. So in this chapter, we are going to learn the following methods to simplify the Boolean function. Simplification of Boolean function using postulates and theorems. Simplification of Boolean function using Karnaugh map. Simplification of Boolean function using tabulation method (Quine McClusky technique). 3.2 Simplification using theorems and postulates To simplify the Boolean function using postulates and theorems, there are no specific rules. The only way to simplify is that applying postulates basic theorems and many other familiar manipulation methods. Let us take some examples. Example1: x(x +y) Exampe2: x+x y Example3: (x+y)(x+y ) Example4: xy+x z+yz x(x +y) = xx +xy = 0+xy = xy. x+x y = (x+x )(x+y) (by using postulate 5) = 1.(x+y) = x+y (x+y)(x+y ) = x+yy (by using postulate 5) =x+0 =x xy+x z+yz = xy+x z+yz(x+x ) = xy+x z+xyz+x yz = xy(1+z)+x z(1+y) = xy+x z
4 Example5: (x+y)(x +z)(y+z) Example6: (A+B+C) xy+x z+yz = xy+x z (x+y)(x +z)(y+z) = (x+y)(x +z) (A+B+C) = (A+x) (Let B+C = x) = (A.x ) = (A.(B+C) ) = A.B C 3.3 Two and three variable map Simplifying Boolean expression using postulates and theorems will be difficult as there is no specific rule to apply. To simplify the Boolean expression we have to remember all the Boolean laws and theorems. The map method provides simple procedure to simplify the Boolean function. The map method is first proposed by Veitch and developed by Karnaugh. So this method is called as Karnaugh map method. In map method, the diagram can be seen as truth table which has been written in different format. A two variable map is shown in figure. Example: Table 3.1
5 Figure 3.4 The values inside the square are the output of the truth table. For two variable inputs we will have 2 2 = 4 outputs. So in the 2 variable Karnaugh map, we have four boxes. Edge of the Karnaugh map gives the inputs. A is down the left side. B is along the top. So for example top right hand corner of the map shows the output when the input A=0 and B=1. We can write canonical Boolean expression from the above truth table. As we have studied in the last chapter, each truth table can be mapped into two Boolean expressions namely, Sum of Product (SOP) expression using minterms and Product of Sum (POS) expression using Maxterms. We know that in the minterms 0 is complemented value whereas 1 is true value. In maxterms 1 is complemented value whereas 0 is true value. So to write the Boolean expression, consider the true output only. In SOP, 1 is the true output. So we get output 1 when A=0, B=1 OR A=1,B=1. Or we can say that output is true when the minterms are A B OR AB. The SOP expression is X = A B+AB. The same truth table can be mapped to POS also. In POS, 0 is the true output. So we get output 0 when A=0, B=0 AND A=1,B=0. Or we can say that output is true when the Maxterms are (A+B) AND (A +B). The POS expression is X = (A+B) (A +B). In other way, we can write SOP as X(A,B) = (1,3) and POS as X(A,B) = (0,2). For a three variable map, there are 2 3 =8 squares. Let us take three variable map with an example. Example: Consider this truth table. Now we have to represent this truth table in the Karnaugh map.
6 Table 3.2 We have three input variables A, B and C. So we need three variable map. Figure 3.5 Note that last two columns are interchanged from natural order of truth table. Because Karnaugh map uses minimum distance code i.e. gray code. So only one variable can be changed to obtain the next code. From the truth table we can write the canonical forms of Boolean expression as stated above. SOP expression is Y = A BC+AB C +ABC +ABC or Y(A,B,C) = (3, 4, 6, 7) and POS expression is Y = (A+B+C)(A+B+C )(A+B +C)(A +B+C ) or Y (A,B,C) = (0, 1, 2, 5).
7 Simplification rules for Karnaugh map Group 1 in case of SOP expression simplification or group 0 in case of POS expression simplification. Groups may be horizontal or vertical, but should not be diagonal. Groups may contain 2 n cells.i.e. 2 0 =1, 2 1 =2, 2 2 =4, 2 3 =8, 2 4 =16, 2 5 =32 etc. Each group should be as large as possible. All 1 should be covered in case of SOP expression simplification. All 0 should be covered in case of POS expression simplification. Groups may overlap. The leftmost cell in a row may be grouped with the rightmost cell and the top cell in a column may be grouped with the bottom cell. There should be as few groups as possible, as long as this does not contradict any of the previous rules. Example: Consider our previous example X(A,B) = (1,3). To simplify it using Karnaugh map, redraw the two variable map again for clarity. Figure 3.6 it. There are two adjacent 1 in the second column. So we can group it together and draw Figure 3.7
8 Considering the group, see the value of the input variable. The group contains the outputs when A=0 and A=1. So literal A will not be in the output.the group has both the output when B=1. So literal of the group is B. So simplified Boolean expression is X = B. Example: Let us take another example X = A B+AB +AB. Draw the truth table for this output. Table 3.3 Convert this truth table into K Map (Karnaugh Map). Figure 3.8 There are three 1 s in this map. We can make vertical two 1 s as one group as we have done in the previous example. Horizontal two 1 s can be formed as another group. Because as per rule groups may overlap when necessary.
9 Figure 3.9 Now find the literals for each group. First consider vertical group. Vertical group contains two 1 s. The corresponding inputs A=0,A=1. So A is not in the output of vertical group. But B=1 only for vertical group. So vertical group literal is B. Next consider horizontal group. In horizontal group A = 1 only. But B=0, B=1. So B will not be in the literal of horizontal group. So the Boolean expression is X = A+B. Example: Simplify the Boolean function Y(A, B, C) = (2, 3, 4, 5). Draw the truth table for this Boolean function. As this is Sum of Product (SOP) expression, the output is 1 when the input is 2, 3, 4, 5 i.e. 010, 011, 100, 101 in binary. Table 3.4
10 Now transform this truth table into Kmap. Figure 3.10 Group the 1 s. As there are two adjacent 1 s, we can make two groups. Figure 3.11 For the upper group, literal value A = 0, B=1 (both 3 rd and 4 th column) and C = 1(3 rd column) and C = 0 (4 th column). So for upper group the combined literal is A B (As A=0, complemented variable in SOP). For the lower group, literal value A = 1, B=0 (both 1 st and 2 nd column) and C = 0 (1 st column) and C = 1 (2 nd column). So for lower group the combined literal is AB (As B=0, complemented variable in SOP). So the simplified Boolean expression is Y = A B+AB. Example: Simplify the Boolean function Y(A, B, C) = (3, 4, 6, 7). Draw the truth table for this Boolean function. As this is Sum of Product (SOP) expression, the output is 1 when the input is 3, 4, 6, 7 i.e. 011, 100, 110, 111 in binary.
11 Table 3.5 Now transform this truth table into Kmap. Figure 3.12 Group the 1 s. As there are two adjacent 1 s in the vertical it can be one group. The 1 in the 1 st column and 4 th column can be considered as adjacent 1 s and can be grouped. Figure 3.13 For the vertical group, literal value A = 0 and A=1, so literal A will not be in the output for vertical group. But B = 1 C = 1. So for vertical group the combined literal is BC.
12 For the horizontal group, literal value A = 1. C=0(both 1 st column and 4 th column). But B = 0(1 st column) and B = 1 (4 th column). So for horizontal group the combined literal is AC (As C=0, complemented variable in SOP). So the simplified Boolean expression is Y = BC+AC. Example: Simplify the Boolean function F(x, y, z) = (0, 2, 4, 5, 6). Draw the truth table for this Boolean function. As this is Sum of Product (SOP) expression, the output is 1 when the input is 0, 2, 4, 5, 6 i.e. 000, 010, 100, 101, 110 in binary. Table 3.6 Now transform this truth table into Kmap. Figure 3.14 While grouping maximum possible 1 s should be considered. So in the above map, we can consider two 1 s in the 1 st column and two 1 s in the 4 th column as adjacent 1 s. So we can make four 1 s as a group. Remaining 1 can be grouped with adjacent one as overlapping is allowed when necessary.
13 Figure 3.15 For the four 1 s group, literal value x = 0 and x=1, so literal x will not be in the output. y = 0 (1 st column) and y = 1(4 th column). So y is also not in the output. z = 0 (both 1 st and 4 th column). So for four 1 s group the literal is z (because z=0 is complemented variable in SOP). For the horizontal group, literal value x = 1. y=0 (both 1 st column and 2nd column). But z = 0(1 st column) and z = 1 (2 nd column). So for horizontal group the combined literal is xy. (As y=0, complemented variable in SOP). So the simplified Boolean expression is F = z +xy. Example: Given the Boolean function F = A C+A B+AB C+BC. (a) Express it in sum of minterms (b) Simplify using K map. F = A C+A B+AB C+BC (given) = A C(B+B )+A B(C+C )+AB C+BC(A+A ) (missing literals are combined) = A BC + A B C + A BC + A BC + AB C + ABC + A BC = A BC + A B C + A BC + AB C + ABC (duplicate terms are cancelled) = m3 + m1 + m2 + m5 + m7 = (1, 2, 3, 5, 7). Draw the truth table for this Boolean function. As this is Sum of Product (SOP) expression, the output is 1 when the input is 1, 2, 3, 5, 7 i.e. 001, 010, 011, 101, 111 in binary.
14 Table 3.7 Now transform this truth table into Kmap. Figure 3.16 While grouping maximum possible 1 s should be considered. So in the above map, we four 1 s. So we can make four 1 s as a group. Remaining 1 can be grouped with adjacent one as overlapping is allowed when necessary. Figure 3.17
15 For the four 1 s group, literal value A = 0 and A=1, so literal A will not be in the output. B = 0 (2 nd column) and B = 1(3 rd column). So B is also not in the output. C = 1 (both 2 nd and 3 rd column). So for four 1 s group the literal is C. For the horizontal group, literal value A=0. B = 1(both 3 rd and 4 th column). But C = 1(3 rd column) and C = 0 (4 th column). So for horizontal group the combined literal is A B. So the simplified Boolean expression is F = C+A B. 3.4 Four variable map For four variable inputs we will have 2 4 = 16 outputs. So in the 4 variable Karnaugh map, we have 16 boxes. Edge of the Karnaugh map gives the inputs. Suppose A, B, C and D are considered as four inputs A and B is down the left side. C and D is along the top as show in figure. Figure 3.18 As we have seen in the three variable map, gray code is followed. Note that 3 rd and 4 th columns and 3 rd and 4 th rows are swapped. We have already mentioned that Kmap can be considered as truth table arranged in special order. The following map shows how to map the SOP expression into Kmap.
16 Figure 3.19 Example: Simplify the Boolean function F(w, x, y, z) = (0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14). As this is SOP expression, the output will be 1 for the inputs 0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14. So fill 1 in the places 0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14 of above graph and remaining places should be filled by 0. Figure 3.20 Now we have to group maximum possible 1 s. As we have eight 1 s in the 1 st and 2 nd column, they can be grouped. After that three 1 s will be left. The 1 in the position of m2, m6 can be combined with 1 in the position of m0, m4. There will be only one 1 left which can be combined with 1 in the position of m6, m4, m12.
17 Figure 3.21 So we have combined all 1 s in three groups. First consider eight 1 s group. In that group, w = 0 in first two rows and w = 1 in next two rows. x = 0 in 1 st and 4 th row whereas x = 1 in the 2 nd and 3 rd row and so literal w and x will be out. z = 0 in 1 st column and z=1 in 2 nd 2 nd column and so z is also out of this group. y = 0 in both 1 st and 2 nd column and only literal from this group is y. In the same way other two group literals can be found. So the simplified Boolean expression is F = y +w z +xz. Example: Simplify the Boolean function F = A B C +B CD +A BCD +AB C One way to simplify the Boolean function is converting this expression into canonical forms and applying map procedure. Now we are going to explore another tricky method to solve this example. To map this equation into Kmap, consider 1 st term i.e. A B C. The missing literal in this term is D. A B C is equivalent to 000 inputs respectively. The fourth input is missing. D may be either 0 or 1. So the input could be either 0000 or So place 1 in the m0 (0000) and m1 (0001) position. In the same way remaining terms should be considered.
18 Figure 3.22 After grouping the 1 s in the map, the map becomes as shown in figure. Figure 3.23 Note that corner 1 s could be considered as adjacent and can be grouped. After obtaining literals for each group, the simplified Boolean function is F = B C +A CD +B D.
19 Example: Simplify the SOP expression F(A, B, C, D) = Σ(0, 2, 3, 5, 7, 8, 9, 10, 11, 13, 15). Draw the Karnaugh map. Figure 3.24 Group the 1 s using rules for simplifying the Boolean function using Kmap. Figure 3.25 The Simplified Boolean function is F = BD+B D +AB +CD. Example: Simplify the Product of Sum (POS) expression using Kmap. F = (A+B+C+D )(A+B+C +D)(A+B +C+D )(A+B +C +D)(A +B +C +D)(A +B+C +D). We have considered only SOP simplification up to this problem because to avoid confusion over SOP and POS simplification and to become familiar with the Kmap procedure. Now we will take POS expression and simplify it. The given expression can be written as F = Π(1, 2, 5, 6, 14, 10).
20 In POS, 0 is the true variable and 1 is complemented variable. So the output is 0 for the inputs of 1, 2, 5, 6, 10, 14. Fill 0 s in these places and 1 s in the remaining places. Figure 3.26 Now group 0 s instead of grouping 1 s. Figure 3.27 Finding the literals for each group is in the same way as we have done for SOP simplification except here 0 is true variable and 1 is complemented variable. For instance, in four 0 s group C = 1, D = 0. So the literal for this group is (C +D) as C=1 is complemented variable. In two 0 s group, A = 0, C = 0 and D = 1. So the literal for this group is (A+C+D ). So the simplified Boolean function is F = (C +D)(A+C+D ).
21 3.5 Five variable map For five variables we will have 2 5 =32 squares. Suppose the inputs are considered as A, B, C, D, E, the 5 variable map can be shown as follow. Figure 3.28 Example: Consider the minimization of the Boolean function F(A, B, C, D, E) = Σ(0, 1, 2, 8, 9, 15, 17, 21, 24, 25, 27, 31). Draw the Kmap for the given SOP expression. Figure 3.29
22 Let us group the 1 s in the maps. Figure 3.30 The simplified Boolean function is F = A C D +BC D +ABDE+BCDE+AB D E+A B C E. 3.6 Don t care conditions In practical, there may be some input combinations for which the output will not be specified. For example while converting BCD to Excess3 code, the output for inputs 10, 11, 12, 13, 14, 15 are not specified. These unspecified outputs are called as don t care conditions which are denoted by X. When simplifying Boolean function using map the don t care conditions could be either consider as 1 if it is useful to simplify the function or 0 if it is not necessary. Example: Simplify the Boolean function F(w, x, y, z) = Σ(1, 3, 7, 11, 15) which has don t care conditions d(w, x, y, z) = Σ(0, 2, 5). In the map, we will put 1 for the inputs 1, 3, 7, 11, 15 as it is SOP expression. For remaining place we fill 0 s usually. But in this problem, don t care conditions are specified for the inputs 0, 2, 5. So for these inputs, the output unspecified. So we have to put X for these inputs.
23 Figure 3.31 Seeing the 1 st row of the map, if don t care conditions are considered as 1, we could combine four cells and thereby the output literals will be reduced. The 1 s in the 3 rd columns are grouped together to form another group. But we don t need the X in m5 position. So it can be considered as 0 and can be left without grouping it. Figure 3.32 The simplified Boolean function is F = yz+w x.
24 3.7 Tabulation method The map method can be used for small number of variables as we have discussed now. Four variables or five variable inputs can be simplified by using Kmap methods. Beyond that the grouping will be difficult and there may be a good chance of manual error. Also map method is trial and error method and difficult to implement using computer. The tabulation method overcomes these disadvantages. The tabulation method is suitable for large number of variables and suitable for computer manipulations. The tabulation method was formulated by Quine and McCluskey. So this method is also called as Quine McCluskey (QM) technique. Procedure to simplify the Boolean function: Find prime implicant of the function. (The term prime implicant will be explained in the example). Construct prime implicant table and find essential prime implicant. Include essential prime implicant in the minimal sum. If all minterms are covered, then minimal sum is the simplified Boolean function. If any minterm(s) are not covered, then delete all prime implicants from prime implicant table. Determine dominated rows and dominating columns and then delete all dominated rows and dominating columns from the prime implicant table. Determine secondary essential prime implicant. Continue the last three steps as long as all minterms included in the minimal sum. Example: Simplify the following sum of product expression F(a, b, c, d) = (0, 1, 2, 3, 4, 6, 7, 11, 12, 15). Determine prime implicants. In the I reduction column, write the given minterms in the problem. First write index0 in which include minterm with all the binary value is 0. Then write index1 in which include minterms with only one 1 in the binary value. Index2 includes the minterms with only two 1 s in binary values. Likewise continue up to index 4 for four variable minterms or continue up to index 5 for five variable minterms etc. In II reduction column, index0 terms are compared with index1 terms. If there is only one binary value differs that will be included in the II reduction column.
25 Table 3.8 Then construct prime implicant table to determine essential prime implicant. In the prime implicant table, check each minterm columnwise. If a minterm included in only one prime implicant then it is called as essential prime implicant. In this problem we have three essential prime implicants A, D, E.
26 Table 3.9 A includes the minterms 3, 7, 11, 15. D includes the minetrs 0, 1, 2, 3. E includes the minterms 4, 12. Check whether all the given minterms in the problem are covered by A, D, E certainly not. Because 6 is not covered by any of these prime implicants A, D, E. So minimal sum includes this essential prime implicants but we have to find secondary essential prime implicant. Delete all essential prime implicant from the table. i.e. row A, row D, row E. Also delete all corresponding minterms i.e. 3, 7, 11, 15 column can be deleted as A includes these minterms. 0, 1, 2, 3 columns can be deleted as D includes these minterms. 4, 12 columns can be deleted as E includes these minterms. After deleting redraw the prime implicant table. Table 3.10 If you look row wise row B is equivalent to row C. Or we can say that set B = {6} and C = {6}. So both sets are equal. We can consider any one row as dominated row and then can be deleted. So the minimal sum includes B or C. So the simplified Boolean function is F = A+D+E+B (or) A+D+E+C. F = cd+a b +bc d +a c (or) cd+a b +bc d +a d
27 Example: Simplify the SOP expression using QM technique. F(a, b, c, d) = Σ(0,4,8,1012,13,15)+d(1,2). Determine prime implicants. Note that while determining prime implicant, the don t care conditions should also be included. Table 3.11 Construct prime implicant table. While constructing prime implicant table don t care conditions need not be included.
28 Table 3.12 From the table, essential prime implicants are A, B, C. A includes the minterms 0, 4, 8, 12. B includes 0, 8, 10. C includes 13, 15. So all the minterms are included in the essential prime implicants. The simplified Boolean function is F = A+B+C. F = c d +b d +abd. Example: Simplify the following product of sum expression using tabulation method. F(a, b, c, d) = Π(1, 3, 5, 7, 13, 15). Determine prime implicants.
29 Table 3.13 Construct prime implicant table. Here we have only two prime implicants A and B. Table 3.14 From the prime implicant table, we have found that both A and B are essential prime implicants. So the minimal product includes A and B. A and B includes all the maxterms within it. So the simplified POS expression is F = (b +d )(a+d ).
30 3.8 Summary In this chapter, we have discussed the need for simplifying the Boolean function, the simplification of Boolean function reduces the number of components required to build the circuit and thereby cost and size of the circuit reduced. Then we have solved few examples to simplify the Boolean function using postulates and basic theorems. As postulates and theorems are not standard procedure, also the designer has to remember all theorems; map method developed by Karnaugh may be used to simplify the Boolean function. K Map for two variables, three variables, four variables and five variables were discussed with examples. Don t care conditions are unspecified output in some applications. We have discussed don t care conditions with examples. As map method is difficult to solve for large number of variables, tabulation method formulated by Quine and McCluskey can be used for large number of variables. Review Questions 1. Simplify the following Boolean expression to a minimum number of literals using basic theorems. (a) x y +xy+x y (b) (x+y)(x+y ) (c) x y+xy +xy+x y (d) x +xy+xz +xy z 2. Simplify the following Boolean expression to a minimum number of literals using basic theorems. (a) ABC+A B+ABC (b) x yz+xz (c) (BC +A D)(AB +CD ) 3. Find the complement of F = x+yz. 4. Find the complement of following expressions. (a) xy +x y (b) (AB +C)D +E 5. Given the following Boolean function: F = xy'z + x'y'z + w!xy + wx'y + wxy (a) Obtain the truth table of the function. (b) Draw the logic diagram using the original Boolean expression. (c) Simplify the function to a minimum number of literals using Boolean algebra. (d) Obtain the truth table of the function from the simplified expression and show that it is the same as the one in part (a). (e) Draw the logic diagram from the simplified expression and compare the total number of gates with the diagram of part (b).
31 6. Simplify the following Boolean functions using threevariable maps: (a) F(x, y, z) = Σ(0, 1,5,7) (b) F(x, y, z)=σ(1, 2, 3, 6, 7) (c) F(x, y, z)=σ(3,5,6,7) (d) F(A, B, C) =Σ(0,2, 3, 4, 6) 7. Simplify the following Boolean expressions using threevariable maps: (a) xy + x'y'z' + x'yz (b) x'y' + yz + x'yz' (c) A'B + BC' + B'C' 8. Simplify the following Boolean functions using fourvariable maps: (a) F(A, B, C, D)=Σ(4, 6, 7,15) (b) F(w, x, y, z)=σ (2,3, 12, 13, 14, 15) (c) F(A, B, C, D)=Σ(3, 7, II, 13, 14, 15) 9. Simplify the following Boolean expressions using fourvariable maps: (a) w'z + xz + x'y + wx'z (b) B'D + A'BC' + AB'C + ABC' (c) AB'C + B'C'D' + BCD + ACD' + A'B'C + A'BC D (d) wxy + yz + xy'z + x'y 10. Simplify the following Boolean functions in product of sums: (a) F(w,x,y, z)=σ(0, 2, 5, 6, 7, 8,10) (b) F(A, B, C, D=Π(I, 3, 5, 7, 13, 15) (c) F(x, y, z)=σ(2, 3, 6, 7) (d) F(A, B, C, D)=Π(o, 1,2,3,4,10,11) 11. Minimize the following Boolean function using Quine McCluskey method, f(x1,x2,x3,x4) = Σ(0, 5, 7, 8, 9, 10, 11, 14, 15). 12. Minimize the following switching function using tabulation method, f(x1,x2,x3,x4,x5) = Σ(0, 1, 2, 8, 9, 15, 17, 21, 24, 25, 27, 31). 13. Simplify the following POS expression using tabulation method. F(a, b, c, d) = Π(0, 8, 10, 12, 13, 15) + d(1, 2, 3). 14. Simplify the following SOP expression using tabulation method. F(A, B, C, D) = Σ(0, 1, 2, 9, 11) + d(8,10, 14, 15).
CHAPTER2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, KMap and QuineMcCluskey
CHAPTER2 STRUCTURE OF BOOLEAN FUNCTION USING GATES, KMap and QuineMcCluskey 2. Introduction Logic gates are connected together to produce a specified output for certain specified combinations of input
More informationDKT 122/3 DIGITAL SYSTEM 1
Company LOGO DKT 122/3 DIGITAL SYSTEM 1 BOOLEAN ALGEBRA (PART 2) Boolean Algebra Contents Boolean Operations & Expression Laws & Rules of Boolean algebra DeMorgan s Theorems Boolean analysis of logic circuits
More informationGate Level Minimization
Gate Level Minimization By Dr. M. Hebaishy Digital Logic Design Ch Simplifying Boolean Equations Example : Y = AB + AB Example 2: = B (A + A) T8 = B () T5 = B T Y = A(AB + ABC) = A (AB ( + C ) ) T8 =
More informationX Y Z F=X+Y+Z
This circuit is used to obtain the compliment of a value. If X = 0, then X = 1. The truth table for NOT gate is : X X 0 1 1 0 2. OR gate : The OR gate has two or more input signals but only one output
More informationChapter 2 Boolean algebra and Logic Gates
Chapter 2 Boolean algebra and Logic Gates 2. Introduction In working with logic relations in digital form, we need a set of rules for symbolic manipulation which will enable us to simplify complex expressions
More informationDigital Logic Lecture 7 Gate Level Minimization
Digital Logic Lecture 7 Gate Level Minimization By Ghada AlMashaqbeh The Hashemite University Computer Engineering Department Outline Introduction. Kmap principles. Simplification using Kmaps. Don tcare
More informationCombinational Logic Circuits
Chapter 3 Combinational Logic Circuits 12 Hours 24 Marks 3.1 Standard representation for logical functions Boolean expressions / logic expressions / logical functions are expressed in terms of logical
More informationIT 201 Digital System Design Module II Notes
IT 201 Digital System Design Module II Notes BOOLEAN OPERATIONS AND EXPRESSIONS Variable, complement, and literal are terms used in Boolean algebra. A variable is a symbol used to represent a logical quantity.
More informationUnitIV Boolean Algebra
UnitIV Boolean Algebra Boolean Algebra Chapter: 08 Truth table: Truth table is a table, which represents all the possible values of logical variables/statements along with all the possible results of
More informationGate Level Minimization Map Method
Gate Level Minimization Map Method Complexity of hardware implementation is directly related to the complexity of the algebraic expression Truth table representation of a function is unique Algebraically
More informationR.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai
L T P C R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai 601206 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC8392 UNIT  I 3 0 0 3 OBJECTIVES: To present the Digital fundamentals, Boolean
More informationENGINEERS ACADEMY. 7. Given Boolean theorem. (a) A B A C B C A B A C. (b) AB AC BC AB BC. (c) AB AC BC A B A C B C.
Digital Electronics Boolean Function QUESTION BANK. The Boolean equation Y = C + C + C can be simplified to (a) (c) A (B + C) (b) AC (d) C. The Boolean equation Y = (A + B) (A + B) can be simplified to
More informationExperiment 3: Logic Simplification
Module: Logic Design Name:... University no:.. Group no:. Lab Partner Name: Mr. Mohamed ElSaied Experiment : Logic Simplification Objective: How to implement and verify the operation of the logical functions
More informationBinary logic. Dr.AbuArqoub
Binary logic Binary logic deals with variables like (a, b, c,, x, y) that take on two discrete values (, ) and with operations that assume logic meaning ( AND, OR, NOT) Truth table is a table of all possible
More informationChapter 2 Combinational Logic Circuits
Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 2 Circuit Optimization Overview Part Gate Circuits and Boolean Equations Binary Logic and Gates Boolean Algebra Standard
More informationA B AB CD Objectives:
Objectives:. Four variables maps. 2. Simplification using prime implicants. 3. "on t care" conditions. 4. Summary.. Four variables Karnaugh maps Minterms A A m m m3 m2 A B C m4 C A B C m2 m8 C C m5 C m3
More informationModule 7. Karnaugh Maps
1 Module 7 Karnaugh Maps 1. Introduction 2. Canonical and Standard forms 2.1 Minterms 2.2 Maxterms 2.3 Canonical Sum of Product or SumofMinterms (SOM) 2.4 Canonical product of sum or ProductofMaxterms(POM)
More information2.6 BOOLEAN FUNCTIONS
2.6 BOOLEAN FUNCTIONS Binary variables have two values, either 0 or 1. A Boolean function is an expression formed with binary variables, the two binary operators AND and OR, one unary operator NOT, parentheses
More informationUNIT II. Circuit minimization
UNIT II Circuit minimization The complexity of the digital logic gates that implement a Boolean function is directly related to the complexity of the algebraic expression from which the function is implemented.
More informationExperiment 4 Boolean Functions Implementation
Experiment 4 Boolean Functions Implementation Introduction: Generally you will find that the basic logic functions AND, OR, NAND, NOR, and NOT are not sufficient to implement complex digital logic functions.
More informationUNIT4 BOOLEAN LOGIC. NOT Operator Operates on single variable. It gives the complement value of variable.
UNIT4 BOOLEAN LOGIC Boolean algebra is an algebra that deals with Boolean values((true and FALSE). Everyday we have to make logic decisions: Should I carry the book or not?, Should I watch TV or not?
More informationChapter 2. Boolean Expressions:
Chapter 2 Boolean Expressions: A Boolean expression or a function is an expression which consists of binary variables joined by the Boolean connectives AND and OR along with NOT operation. Any Boolean
More informationCSCI 220: Computer Architecture I Instructor: Pranava K. Jha. Simplification of Boolean Functions using a Karnaugh Map
CSCI 22: Computer Architecture I Instructor: Pranava K. Jha Simplification of Boolean Functions using a Karnaugh Map Q.. Plot the following Boolean function on a Karnaugh map: f(a, b, c, d) = m(, 2, 4,
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 3 Following the slides of Dr. Ahmed H. Madian ذو الحجة 1438 ه Winter
More informationDate Performed: Marks Obtained: /10. Group Members (ID):. Experiment # 04. Boolean Expression Simplification and Implementation
Name: Instructor: Engr. Date Performed: Marks Obtained: /10 Group Members (ID):. Checked By: Date: Experiment # 04 Boolean Expression Simplification and Implementation OBJECTIVES: To understand the utilization
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 3 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter
More informationCMPE223/CMSE222 Digital Logic
CMPE223/CMSE222 Digital Logic Optimized Implementation of Logic Functions: Strategy for Minimization, Minimum ProductofSums Forms, Incompletely Specified Functions Terminology For a given term, each
More informationChapter 2 Combinational
Computer Engineering 1 (ECE290) Chapter 2 Combinational Logic Circuits Part 2 Circuit Optimization HOANG Trang 2008 Pearson Education, Inc. Overview Part 1 Gate Circuits and Boolean Equations Binary Logic
More informationGateLevel Minimization. BME208 Logic Circuits Yalçın İŞLER
GateLevel Minimization BME28 Logic Circuits Yalçın İŞLER islerya@yahoo.com http://me.islerya.com Complexity of Digital Circuits Directly related to the complexity of the algebraic expression we use to
More informationReview: Standard forms of expressions
Karnaugh maps Last time we saw applications of Boolean logic to circuit design. The basic Boolean operations are AND, OR and NOT. These operations can be combined to form complex expressions, which can
More informationGateLevel Minimization
MEC520 디지털공학 GateLevel Minimization JeeHwan Ryu School of Mechanical Engineering GateLevel MinimizationThe Map Method Truth table is unique Many different algebraic expression Boolean expressions may
More informationKarnaugh Map (KMap) Karnaugh Map. Karnaugh Map Examples. Ch. 2.4 Ch. 2.5 Simplification using Kmap
Karnaugh Map (KMap) Ch. 2.4 Ch. 2.5 Simplification using Kmap A graphical map method to simplify Boolean function up to 6 variables A diagram made up of squares Each square represents one minterm (or
More informationPhiladelphia University Faculty of Information Technology Department of Computer Science. Computer Logic Design. By Dareen Hamoudeh.
Philadelphia University Faculty of Information Technology Department of Computer Science Computer Logic Design By Dareen Hamoudeh Dareen Hamoudeh 1 Canonical Forms (Standard Forms of Expression) Minterms
More informationSimplification of Boolean Functions
Simplification of Boolean Functions Contents: Why simplification? The Map Method Two, Three, Four and Five variable Maps. Simplification of two, three, four and five variable Boolean function by Map method.
More informationAssignment (36) Boolean Algebra and Logic Simplification  General Questions
Assignment (36) Boolean Algebra and Logic Simplification  General Questions 1. Convert the following SOP expression to an equivalent POS expression. 2. Determine the values of A, B, C, and D that make
More informationChapter 3. GateLevel Minimization. Outlines
Chapter 3 GateLevel Minimization Introduction The Map Method FourVariable Map FiveVariable Map Outlines Product of Sums Simplification Don tcare Conditions NAND and NOR Implementation Other TwoLevel
More information4 KARNAUGH MAP MINIMIZATION
4 KARNAUGH MAP MINIMIZATION A Karnaugh map provides a systematic method for simplifying Boolean expressions and, if properly used, will produce the simplest SOP or POS expression possible, known as the
More informationSwitching Circuits & Logic Design
Switching Circuits & Logic Design JieHong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Fall 23 5 Karnaugh Maps Kmap Walks and Gray Codes http://asicdigitaldesign.wordpress.com/28/9/26/kmapswalksandgraycodes/
More informationMenu. Algebraic Simplification  Boolean Algebra EEL3701 EEL3701. MSOP, MPOS, Simplification
Menu Minterms & Maxterms SOP & POS MSOP & MPOS Simplification using the theorems/laws/axioms Look into my... 1 Definitions (Review) Algebraic Simplification  Boolean Algebra Minterms (written as m i ):
More informationLSN 4 Boolean Algebra & Logic Simplification. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology
LSN 4 Boolean Algebra & Logic Simplification Department of Engineering Technology LSN 4 Key Terms Variable: a symbol used to represent a logic quantity Compliment: the inverse of a variable Literal: a
More informationSpecifying logic functions
CSE4: Components and Design Techniques for Digital Systems Specifying logic functions Instructor: Mohsen Imani Slides from: Prof.Tajana Simunic and Dr.Pietro Mercati We have seen various concepts: Last
More informationLiteral Cost F = BD + A B C + A C D F = BD + A B C + A BD + AB C F = (A + B)(A + D)(B + C + D )( B + C + D) L = 10
Circuit Optimization Goal: To obtain the simplest implementation for a given function Optimization is a more formal approach to simplification that is performed using a specific procedure or algorithm
More informationGateLevel Minimization
GateLevel Minimization ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2011 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines The Map Method
More informationBOOLEAN ALGEBRA. 1. State & Verify Laws by using :
BOOLEAN ALGEBRA. State & Verify Laws by using :. State and algebraically verify Absorption Laws. (2) Absorption law states that (i) X + XY = X and (ii) X(X + Y) = X (i) X + XY = X LHS = X + XY = X( + Y)
More informationECE380 Digital Logic
ECE38 Digital Logic Optimized Implementation of Logic Functions: Strategy for Minimization, Minimum ProductofSums Forms, Incompletely Specified Functions Dr. D. J. Jackson Lecture 8 Terminology For
More informationComputer Science. Unit4: Introduction to Boolean Algebra
Unit4: Introduction to Boolean Algebra Learning Objective At the end of the chapter students will: Learn Fundamental concepts and basic laws of Boolean algebra. Learn about Boolean expression and will
More informationLOGIC CIRCUITS. Kirti P_Didital Design 1
LOGIC CIRCUITS Kirti P_Didital Design 1 Introduction The digital system consists of two types of circuits, namely (i) Combinational circuits and (ii) Sequential circuit A combinational circuit consists
More informationCombinational Logic & Circuits
WeekI Combinational Logic & Circuits Spring' 232  Logic Design Page Overview Binary logic operations and gates Switching algebra Algebraic Minimization Standard forms Karnaugh Map Minimization Other
More informationCombinational Logic Circuits
Chapter 2 Combinational Logic Circuits J.J. Shann (Slightly trimmed by C.P. Chung) Chapter Overview 21 Binary Logic and Gates 22 Boolean Algebra 23 Standard Forms 24 TwoLevel Circuit Optimization
More informationChapter 2 Combinational Logic Circuits
Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 2 Circuit Optimization Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active in View Show
More informationSwitching Theory And Logic Design UNITII GATE LEVEL MINIMIZATION
Switching Theory And Logic Design UNITII GATE LEVEL MINIMIZATION Twovariable kmap: A twovariable kmap can have 2 2 =4 possible combinations of the input variables A and B. Each of these combinations,
More information數位系統 Digital Systems 朝陽科技大學資工系. Speaker: FuwYi Yang 楊伏夷. 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象, 視之不可見者曰夷
數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: FuwYi Yang 楊伏夷 伏夷非征番, 道德經察政章 (Chapter 58) 伏者潛藏也道紀章 (Chapter 14) 道無形象,
More informationBawar Abid Abdalla. Assistant Lecturer Software Engineering Department Koya University
Logic Design First Stage Lecture No.6 Boolean Algebra Bawar Abid Abdalla Assistant Lecturer Software Engineering Department Koya University Outlines Boolean Operations Laws of Boolean Algebra Rules of
More informationSIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)
SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : STLD(16EC402) Year & Sem: IIB.Tech & ISem Course & Branch: B.Tech
More informationBOOLEAN ALGEBRA. Logic circuit: 1. From logic circuit to Boolean expression. Derive the Boolean expression for the following circuits.
COURSE / CODE DIGITAL SYSTEMS FUNDAMENTAL (ECE 421) DIGITAL ELECTRONICS FUNDAMENTAL (ECE 422) BOOLEAN ALGEBRA Boolean Logic Boolean logic is a complete system for logical operations. It is used in countless
More information2.1 Binary Logic and Gates
1 EED2003 Digital Design Presentation 2: Boolean Algebra Asst. Prof.Dr. Ahmet ÖZKURT Asst. Prof.Dr Hakkı T. YALAZAN Based on the Lecture Notes by Jaeyoung Choi choi@comp.ssu.ac.kr Fall 2000 2.1 Binary
More informationS1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017
S1 Teknik Telekomunikasi Fakultas Teknik Elektro FEH2H3 2016/2017 Karnaugh Map Karnaugh maps Last time we saw applications of Boolean logic to circuit design. The basic Boolean operations are AND, OR and
More informationGet Free notes at ModuleI One s Complement: Complement all the bits.i.e. makes all 1s as 0s and all 0s as 1s Two s Complement: One s complement+1 SIGNED BINARY NUMBERS Positive integers (including zero)
More informationCombinational Logic Circuits Part III Theoretical Foundations
Combinational Logic Circuits Part III Theoretical Foundations Overview Simplifying Boolean Functions Algebraic Manipulation Karnaugh Map Manipulation (simplifying functions of 2, 3, 4 variables) Systematic
More informationGateLevel Minimization
GateLevel Minimization ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2017 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines The Map Method
More informationClass Subject Code Subject Prepared By Lesson Plan for Time: Lesson. No 1.CONTENT LIST: Introduction to UnitI 2. SKILLS ADDRESSED: Listening I year, 02 sem CS6201 Digital Principles & System Design S.Seedhanadevi
More information2008 The McGrawHill Companies, Inc. All rights reserved.
28 The McGrawHill Companies, Inc. All rights reserved. 28 The McGrawHill Companies, Inc. All rights reserved. All or Nothing Gate Boolean Expression: A B = Y Truth Table (ee next slide) or AB = Y 28
More informationSwitching Theory & Logic Design/Digital Logic Design Question Bank
Switching Theory & Logic Design/Digital Logic Design Question Bank UNIT I NUMBER SYSTEMS AND CODES 1. A 12bit Hamming code word containing 8bits of data and 4 parity bits is read from memory. What was
More informationDigital Logic Design (CEN120) (3+1)
Digital Logic Design (CEN120) (3+1) ASSISTANT PROFESSOR Engr. Syed Rizwan Ali, MS(CAAD)UK, PDG(CS)UK, PGD(PM)IR, BS(CE)PK HEC Certified Master Trainer (MTFPDP) PEC Certified Professional Engineer (COM/2531)
More informationDigital Logic Design. Outline
Digital Logic Design GateLevel Minimization CSE32 Fall 2 Outline The Map Method 2,3,4 variable maps 5 and 6 variable maps (very briefly) Product of sums simplification Don t Care conditions NAND and NOR
More informationCS8803: Advanced Digital Design for Embedded Hardware
CS883: Advanced Digital Design for Embedded Hardware Lecture 2: Boolean Algebra, Gate Network, and Combinational Blocks Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883
More informationCode No: 07A3EC03 Set No. 1
Code No: 07A3EC03 Set No. 1 II B.Tech I Semester Regular Examinations, November 2008 SWITCHING THEORY AND LOGIC DESIGN ( Common to Electrical & Electronic Engineering, Electronics & Instrumentation Engineering,
More information10EC33: DIGITAL ELECTRONICS QUESTION BANK
10EC33: DIGITAL ELECTRONICS Faculty: Dr.Bajarangbali E Examination QuestionS QUESTION BANK 1. Discuss canonical & standard forms of Boolean functions with an example. 2. Convert the following Boolean function
More informationBHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS
BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS FREQUENTLY ASKED QUESTIONS UNIT I MINIMIZATION TECHNIQUES AND LOGIC GATES
More informationStandard Forms of Expression. Minterms and Maxterms
Standard Forms of Expression Minterms and Maxterms Standard forms of expressions We can write expressions in many ways, but some ways are more useful than others A sum of products (SOP) expression contains:
More information3.4 QUINE MCCLUSKEY METHOD 73. f(a, B, C, D, E)¼AC ĒþB CD þ BCDþĀBD.
3.4 QUINE MCCLUSKEY METHOD 73 FIGURE 3.22 f(a, B, C, D, E)¼B CD þ BCD. FIGURE 3.23 f(a, B, C, D, E)¼AC ĒþB CD þ BCDþĀBD. A¼1map are, 1, and 1, respectively, whereas the corresponding entries in the A¼0
More informationwww.vidyarthiplus.com Question Paper Code : 31298 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2013. Third Semester Computer Science and Engineering CS 2202/CS 34/EC 1206 A/10144 CS 303/080230012DIGITAL
More informationGATE Exercises on Boolean Logic
GATE Exerces on Boolean Logic 1 Abstract Th problem set has questions related to Boolean logic and gates taken from GATE papers over the last twenty years. Teachers can use the problem set for courses
More informationTo write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using Karnaugh Map.
3.1 Objectives To write Boolean functions in their standard Min and Max terms format. To simplify Boolean expressions using. 3.2 Sum of Products & Product of Sums Any Boolean expression can be simplified
More informationPoints Addressed in this Lecture. Standard form of Boolean Expressions. Lecture 4: Logic Simplication & Karnaugh Map
Points Addressed in this Lecture Lecture 4: Logic Simplication & Karnaugh Map Professor Peter Cheung Department of EEE, Imperial College London Standard form of Boolean Expressions SumofProducts (SOP),
More informationSimplification of Boolean Functions
COM111 Introduction to Computer Engineering (Fall 20062007) NOTES 5  page 1 of 5 Introduction Simplification of Boolean Functions You already know one method for simplifying Boolean expressions: Boolean
More informationCode No: R Set No. 1
Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2006 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems
More informationOutcomes. Unit 9. Logic Function Synthesis KARNAUGH MAPS. Implementing Combinational Functions with Karnaugh Maps
.. Outcomes Unit I can use Karnaugh maps to synthesize combinational functions with several outputs I can determine the appropriate size and contents of a memory to implement any logic function (i.e. truth
More informationCode No: R Set No. 1
Code No: R059210504 Set No. 1 II B.Tech I Semester Supplementary Examinations, February 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science
More informationCprE 281: Digital Logic
CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Minimization CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationVALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS YEAR / SEMESTER: II / III ACADEMIC YEAR: 20152016 (ODD
More informationLarger Kmaps. So far we have only discussed 2 and 3variable Kmaps. We can now create a 4variable map in the
EET 3 Chapter 3 7/3/2 PAGE  23 Larger Kmaps The variable Kmap So ar we have only discussed 2 and 3variable Kmaps. We can now create a variable map in the same way that we created the 3variable
More informationCode No: R Set No. 1
Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems
More informationSlide Set 5. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary
Slide Set 5 for ENEL 353 Fall 207 Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary Fall Term, 207 SN s ENEL 353 Fall 207 Slide Set 5 slide
More informationIntroduction. The QuineMcCluskey Method Handout 5 January 24, CSEE E6861y Prof. Steven Nowick
CSEE E6861y Prof. Steven Nowick The QuineMcCluskey Method Handout 5 January 24, 2013 Introduction The QuineMcCluskey method is an exact algorithm which finds a minimumcost sumofproducts implementation
More informationComputer Organization
Computer Organization (Logic circuits design and minimization) KR Chowdhary Professor & Head Email: kr.chowdhary@gmail.com webpage: krchowdhary.com Department of Computer Science and Engineering MBM Engineering
More informationGateLevel Minimization
GateLevel Minimization Mano & Ciletti Chapter 3 By Suleyman TOSUN Ankara University Outline Intro to GateLevel Minimization The Map Method 2345 variable map methods ProductofSums Method Don t care
More informationContents. Chapter 3 Combinational Circuits Page 1 of 34
Chapter 3 Combinational Circuits Page of 34 Contents Contents... 3 Combinational Circuits... 2 3. Analysis of Combinational Circuits... 2 3.. Using a Truth Table... 2 3..2 Using a Boolean unction... 4
More informationDIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (KMAPS)
DIGITAL CIRCUIT LOGIC UNIT 5: KARNAUGH MAPS (KMAPS) 1 Learning Objectives 1. Given a function (completely or incompletely specified) of three to five variables, plot it on a Karnaugh map. The function
More informationSEE1223: Digital Electronics
SEE223: Digital Electronics 3 Combinational Logic Design Zulkifil Md Yusof Dept. of Microelectronics and Computer Engineering The aculty of Electrical Engineering Universiti Teknologi Malaysia Karnaugh
More informationSummary. Boolean Addition
Summary Boolean Addition In Boolean algebra, a variable is a symbol used to represent an action, a condition, or data. A single variable can only have a value of or 0. The complement represents the inverse
More informationQuineMcCluskey Algorithm
QuineMcCluskey Algorithm Useful for minimizing equations with more than 4 inputs. Like Kmap, also uses combining theorem Allows for automation Chapter Edward McCluskey (9906) Pioneer in Electrical
More informationQUESTION BANK FOR TEST
CSCI 2121 Computer Organization and Assembly Language PRACTICE QUESTION BANK FOR TEST 1 Note: This represents a sample set. Please study all the topics from the lecture notes. Question 1. Multiple Choice
More informationDHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY
DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY Dept/Sem: II CSE/03 DEPARTMENT OF ECE CS8351 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT I BOOLEAN ALGEBRA AND LOGIC GATES PART A 1. How many
More informationB.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN
B.Tech II Year I Semester () Regular Examinations December 2014 (Common to IT and CSE) (a) If 1010 2 + 10 2 = X 10, then X is  Write the first 9 decimal digits in base 3. (c) What is meant by don
More informationSynthesis 1. 1 Figures in this chapter taken from S. H. Gerez, Algorithms for VLSI Design Automation, Wiley, Typeset by FoilTEX 1
Synthesis 1 1 Figures in this chapter taken from S. H. Gerez, Algorithms for VLSI Design Automation, Wiley, 1998. Typeset by FoilTEX 1 Introduction Logic synthesis is automatic generation of circuitry
More informationDr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010
Dr. S. Shirani COE2DI4 Midterm Test #1 Oct. 14, 2010 Instructions: This examination paper includes 9 pages and 20 multiplechoice questions starting on page 3. You are responsible for ensuring that your
More informationLecture 5. Chapter 2: Sections 47
Lecture 5 Chapter 2: Sections 47 Outline Boolean Functions What are Canonical Forms? Minterms and Maxterms Index Representation of Minterms and Maxterms SumofMinterm (SOM) Representations ProductofMaxterm
More information1. Mark the correct statement(s)
1. Mark the correct statement(s) 1.1 A theorem in Boolean algebra: a) Can easily be proved by e.g. logic induction b) Is a logical statement that is assumed to be true, c) Can be contradicted by another
More informationBoolean Function Simplification
Universit of Wisconsin  Madison ECE/Comp Sci 352 Digital Sstems Fundamentals Charles R. Kime Section Fall 200 Chapter 2 Combinational Logic Circuits Part 5 Charles Kime & Thomas Kaminski Boolean Function
More information