USB3.0 控制芯片 A) U 盘控制芯片 B) 主板控制芯片 C) 硬盘盒控制芯片 D) USB HUB 控制芯片 1. U 盘控制芯片 : 1) VIA VL751 - Super-Speed USB 3.0 to NAND flash controller.

Size: px

Start display at page:

Download "USB3.0 控制芯片 A) U 盘控制芯片 B) 主板控制芯片 C) 硬盘盒控制芯片 D) USB HUB 控制芯片 1. U 盘控制芯片 : 1) VIA VL751 - Super-Speed USB 3.0 to NAND flash controller."

Bartholomew Richards
5 years ago
Views:

1 USB3.0 控制芯片 A) U 盘控制芯片 B) 主板控制芯片 C) 硬盘盒控制芯片 D) USB HUB 控制芯片 1. U 盘控制芯片 : 1) VIA VL751 - Super-Speed USB 3.0 t NAND flash cntrller Blck Diagram

(UASP) Integrated in-huse Super-Speed PHY and USB 2.0 PHY 4 Channel with Interleave supprt Supprts up t 8 CE Pins, max.

2 Key Features Cmpliant t USB 3.0 specificatin revisin 1.0, and USB specificatin revisin 2.0 Mass Strage Class Bulk-Only Transprt (BOT) Pre read/pre write buffer Pipelined ECC engine Supprts USB Attached SCSI Prtcl (UASP) Integrated in-huse Super-Speed PHY and USB 2.0 PHY 4 Channel with Interleave supprt Supprts up t 8 CE Pins, max. 32 NAND flash memry chips Supprts 2X-3X nm flash memries Adjustable ECC Engine Supprt Glbal Wear-Leveling Pwer-cycling handling 2) VIA VL750 - Super-Speed USB 3.0 t NAND flash cntrller

Blck Diagram Key Features Cmpliant t USB 3.

0 Mass Strage Class Bulk-Only Transprt (BOT) Supprts USB

3 Blck Diagram Key Features Cmpliant t USB 3.0 specificatin revisin 1.0, and USB specificatin revisin 2.0 Mass Strage Class Bulk-Only Transprt (BOT) Supprts USB Attached SCSI Prtcl (UASP) Integrated in-huse Super-Speed PHY and USB 2.0 PHY 4 Channel with Interleave supprt Supprts up t 8 CE Pins, max. 32 NAND flash memry chips Supprts 2X-3X nm flash memries

Adjustable ECC Engine Supprt Glbal Wear-Leveling Pwer-cycling handling 2. 主板控制芯片 : 1)VIA VL806 2 口 USB 3.

0 specificatin, and enables a PCI Express equipped platfrm t interface with USB Super-Speed (5 Gbps), High-Speed (480 Mbps), Full-Speed (12 Mbps), and

The VIA VL806 implements extensible Hst Cntrller Interface (xhci) 1.0 Specificatin and USB Battery Charging 1.

4 Adjustable ECC Engine Supprt Glbal Wear-Leveling Pwer-cycling handling 2. 主板控制芯片 : 1)VIA VL806 2 口 USB 3.0 Hst 控制芯片 The VIA VL806 is a single chip USB 3.0 Hst cntrller which implements the xhci 1.0 specificatin, and enables a PCI Express equipped platfrm t interface with USB Super-Speed (5 Gbps), High-Speed (480 Mbps), Full-Speed (12 Mbps), and Lw-Speed (1.5 Mbps) devices. The rt hub cnsists f tw dwnstream facing prts enabling the simultaneus peratin f multiple peripheral devices. The VIA VL806 implements extensible Hst Cntrller Interface (xhci) 1.0 Specificatin and USB Battery Charging 1.2 Specificatin, and is fully backward cmpatible with USB 2.0 and 1.1. VL806 supprts bth Windws 8 and Linux via in-bx drivers. VL806 als enables native supprt fr UASP and USB Debugging Prt functinality. VIA VL806 has a PCI Express 2.0 x1 interface and is perfectly suited fr PC and embedded hst applicatins.

5 Blck Diagram Key Features Cmpliant t Universal Serial Bus 3.0 Specificatin Revisin 1.0 Cmpliant t Universal Serial Bus 2.0 Specificatin mpliant t extensible Hst Cntrller Interface (xhci) Specificatin Revisin 1.0 Supprt Legacy USB Functin In-huse USB PHY emplys advanced CMOS prcess t reduce pwer cnsumptin Cmpliant with PCI Express Base Specificatin 2.0 Supprt Battery Charging Specificatin Firmware upgrade ptins include integrated firmware in system BIOS Sftware Initial Driver Supprt fr Windws 8,7, Vista, and XP USB Attached SCSI Prtcl (UASP) Supprt varius Linux kernels Target Applicatins Desktp / Ntebk mtherbard n-bard cntrller Server mtherbard n-bard cntrller Dcking system PCI Express / PCI Card Adapter

The rt hub cnsists f fur dwnstream facing prts enabling the simultaneus peratin f multiple peripheral devices. The VIA VL805 cmplies with the Universal Serial Bus 3.

6 2) VIA VL805 4 口 USB 3.0 Hst 控制芯片 The VIA VL805 is a single chip USB 3.0 Hst cntrller, which enables a PCI Express equipped platfrm t interface with USB Super-Speed (5 Gbps), High-Speed (480 Mbps), Full-Speed (12 Mbps), and Lw-Speed (1.5 Mbps) devices. The rt hub cnsists f fur dwnstream facing prts enabling the simultaneus peratin f multiple peripheral devices. The VIA VL805 cmplies with the Universal Serial Bus 3.0 Specificatin and Intel's extensible Hst Cntrller Interface (xhci), and is fully backward cmpatible with USB 2.0 and 1.1 specificatins, ensuring seamless cnnectivity f legacy USB devices. The VIA VL805 has a PCI Express 2.0 x1 interface that is backwards cmpatible with PCI Express 1.0 and is perfectly suited fr bth PC Hst and Add-In Card applicatins. Blck Diagram

7 Key Features Cmpliant t Universal Serial Bus 3.0 Specificatin Revisin 1.0 Cmpliant t Universal Serial Bus 2.0 Specificatin mpliant t extensible Hst Cntrller Interface (xhci) Specificatin Revisin 1.0 Supprt Legacy USB Functin In-huse USB PHY emplys advanced CMOS prcess t reduce pwer cnsumptin Cmpliant with PCI Express Base Specificatin 2.0 Supprt Battery Charging Specificatin Firmware upgrade ptins include integrated firmware in system BIOS Sftware Initial Driver Supprt fr Windws 8,7, Vista, and XP USB Attached SCSI Prtcl (UASP) Supprt varius Linux kernels Target Applicatins Desktp / Ntebk mtherbard n-bard cntrller Server mtherbard n-bard cntrller Dcking system PCI Express / PCI Card Adapter

8 CntrllerWrld's first 4-prt USB 3.0 Hst cntrller 3) VIA VL800 fr 4 prts and VIA VL801 fr 2 prts (pin t pin)

9 Blck Diagram Key Features Cmpliant t Universal Serial Bus 3.0 Specificatin Revisin 1.0 Cmpliant t Universal Serial Bus 2.0 Specificatin Cmpliant t extensible Hst Cntrller Interface (xhci) Specificatin Revisin 0.96

10 Supprt Legacy USB Functin In-huse USB PHY emplys advanced CMOS prcess t reduce pwer cnsumptin Cmpliant with PCI Express Base Specificatin 2.0 Supprt Battery Charging Specificatin Firmware upgrade ptins include integrated firmware in system BIOS Sftware Initial Driver Supprt fr Windws 7, Vista, and XP USB Attached SCSI Prtcl (UASP) Supprt varius Linux kernels Target Applicatins Desktp / Ntebk mtherbard n-bard cntrller Server mtherbard n-bard cntrller Dcking system PCI Express / PCI Card Adapter 3. 硬盘盒控制芯片 1) VIA VL701 USB 3.0 t SATA bridge cntrller

11 Blck Diagram

Key Features Super-Speed USB (5Gb/s) and High-Speed USB (480Mb/s) Cmpliant t Universal Serial Bus 3.0 Specificatin Revisin 1.0, and USB Specificatin revisin 2.

12 Key Features Super-Speed USB (5Gb/s) and High-Speed USB (480Mb/s) Cmpliant t Universal Serial Bus 3.0 Specificatin Revisin 1.0, and USB Specificatin revisin 2.0 Mass Strage Class Bulk-Only Transprt (BOT) USB Attached SCSI Prtcl (UASP) fr streaming Integrated in-huse Super-Speed PHY and USB2.0 PHY Serial ATA 3Gb/s and 1.5Gb/s Cmpliant t Serial ATA Specificatin Revisin 2.6 Integrated in-huse SATA 3Gb/s PHY Supprt 48-bit LBA Built-in Vltage Regulatrs Sftware supprt fr Micrsft Windws 7, Vista, XP, 2003, 2000, ME, Mac OSX and varius Linux kernels Physical LQFP 64L green package (7x7x1.4 mm) QFN 48L green package (6x6x0.85 mm) GPIOs fr Special Functin Usage

13 Blck Diagram 2) VIA VL700 - Super-Speed USB 3.0 t SATA cntrller

14 Key Features USB-IF Super-Speed certified: TID Cmpliant t Universal Serial Bus 3.0 specificatin revisin 1.0 and USB 2.0 specificatin Cmpliant t Serial ATA specificatin Revisin 2.6 Mass Strage Class Bulk-Only Transprt (BOT) USB Attached SCSI Prtcl (UASP) fr streaming Integrated in-huse SATA 3Gb/s PHY RBC cmmand cnversin fr ATA device MMC-2 cmmand pass-thrugh t ATAPI Supprt 48-bit LBA Supprt multiple LUN In-huse USB 3.0 and USB 2.0 PHY that supprts USB 3.0 lw pwer states supprt Embedded ROM Standard 1T 8051 instructin set 80C32-Cmpaible Micrcntrller Built-in Vltage Regulatrs inc. 5.0V t 3.3v and 3.3V t 1.2V 9 GPIOs fr special functin use inc pwer dwn functin and LED indicatrs Sftware supprt fr Micrsft Windws 7, Vista, XP, 2003, 2000, ME, Mac OSX and varius Linux kernels Supprt external SPI flash fr firmware upgrade

15 4. USB HUB 控制芯片 1) VIA VL812 SuperSpeed USB 3.0 Hub Cntrller The VIA Labs VL812 4-prt USB 3.0 hub cntrller is a third-generatin fully-integrated single-chip slutin which emphasizes lw-pwer design and an industry-first integrated 5V DC-DC switching regulatr. VL812 ffers high perfrmance, high pwer efficiency, and reduced verall system BOM, making it an ideal chice fr mbile and ther lw-pwer applicatins. The VIA Labs VL812 hub cntrller supprts the higher transfer rates f the USB 3.0 specificatin, allwing maximum data transfer rates f up t 5Gbps, r ten times the thrughput available t USB 2.0. In additin t rapid transfers, the VIA Labs VL812 integrates battery charging cntrller lgic, enabling Dedicated Charging Prt (DCP) and Charging Dwnstream Prt (CDP) functinality as described in the USB Battery Charging 1.2 specificatin, as well as a charging in sleep mde feature that supprts special vendr mdes. When a USB Battery Charging-cmpatible device is attached, the device can charge ver 3 times faster than cnventinal hubs r hsts. CDP mde allws users t transfer data while simultaneusly charging their device at the same rate as when charging frm an AC adapter. The VIA VL812 enables fur USB devices t be cnnected t a single dwnstream prt n the hst cmputer r anther hub. Emplying an advanced CMOS prcess, its integrated in-huse USB PHY enables ne upstream prt and fur dwnstream prts supprt SuperSpeed transfer, but are als backwards cmpatible with previus USB specificatins and ffer supprt fr Hi-Speed (480Mbps), Full-Speed (12Mbps), and Lw-Speed (1.5Mbps) traffic. The VIA Labs in-huse USB PHY als features adaptive equalizatin, allwing fr industry-leading signal-integrity ver a variety f tplgies and channel cnditins. Emplying a well planned pin-ut and advanced manufacturing prcess, devices based n the VIA VL812 can enjy easy layut and a lw wrking temperature in the mst cmpact device husing. Full sideband signal pins are available fr shwing pwer enable, ver current, and LED status cntrl. The

SPI interface supprts external Flash fr firmware upgrades r additinal sftware enhancements. The VIA VL812 is available in a QFN-76L green package (9x9x0.85 mm) t fit small frm-factr designs.

16 SPI interface supprts external Flash fr firmware upgrades r additinal sftware enhancements. The VIA VL812 is available in a QFN-76L green package (9x9x0.85 mm) t fit small frm-factr designs. VIA VL812-based hub devices enjy full and cmprehensive driver supprt n all mdern perating systems including Windws 7, OSX, and Linux, making the VL812 well suited fr stand alne USB hubs, desktp PC frnt panel hubs, n-bard hubs, dcking systems, and USB hub cmpund devices including muse, keybard, display and printer USB devices. Blck Diagram Key Features Cmpliant t USB 3.0 specificatin revisin 1.0, and USB specificatin revisin 2.0 Fully integrated single chip implementatin

Industry-first integrated 5V DC-DC switching regulatr One up-stream supprts Super-speed, high-speed and full-speed traffic Fur dwn-stream prts supprt Super-speed, high-speed, full-speed and lw-speed

17 Industry-first integrated 5V DC-DC switching regulatr One up-stream supprts Super-speed, high-speed and full-speed traffic Fur dwn-stream prts supprt Super-speed, high-speed, full-speed and lw-speed traffic "Charging Dwnstream Prt", CDP, feature fr rapid-charging In-huse USB PHY emplys advanced CMOS prcess fr lw pwer cnsumptin Supprts USB 3.0 lw pwer states Supprts full sideband signal functins inc. gang mde and LED status lights Full sftware supprt fr Windws 7, Vista, XP, 2003, 2000, ME and Mac OS 10X and varius Linux kernels 2) VIA VL811 SuperSpeed USB 3.0 Hub Cntrller

18 Blck Diagram Key Features Cmpliant t USB 3.0 specificatin revisin 1.0, and USB specificatin revisin 2.0 Fully integrated single chip implementatin One up-stream supprts Super-speed, high-speed and full-speed traffic Fur dwn-stream prts supprt Super-speed, high-speed, full-speed and lw-speed traffic "Charging Dwnstream Prt", CDP, feature fr rapid-charging

gang mde and LED status lights Full sftware supprt fr Windws 7, Vista, XP, 2003,

19 In-huse USB PHY emplys advanced CMOS prcess fr lw pwer cnsumptin Supprts USB 3.0 lw pwer states Supprts full sideband signal functins inc. gang mde and LED status lights Full sftware supprt fr Windws 7, Vista, XP, 2003, 2000, ME and Mac OS 10X and varius Linux kernels 3) VIA VL810 Super-speed USB 3.0 Hub Cntrller Blck Diagram

20 Key Features Cmpliant t USB 3.0 specificatin revisin 1.0, and USB specificatin revisin 2.0 Fully integrated single chip implementatin One up-stream supprts Super-speed, high-speed and full-speed traffic Fur dwn-stream prts supprt Super-speed, high-speed and full-speed traffic In-huse USB PHY emplys advanced CMOS prcess with lw pwer cnsumptin Supprts USB 3.0 lw pwer states Supprts full sideband signal functins inc. gang mde and LED status lights Full sftware supprt fr Windws 7, Vista, XP, 2003, 2000, ME and Mac OS 10X and varius Linux kernels 联系方式 : 上海总部 : 上海市集心路 168 号梅盛商务园区 3 号楼室电话 : ; ; ; ; 传真 : 深圳分公司 : 深圳市福田区红荔西路 7001 号华茂欣园丹桂阁 11 层 B 座电话 : ; ; 传真 : 北京分公司 : 北京市朝阳区东三环南路 58 号富顿中心 D 座 10 层 1007 室电话 : ; 传真 : 联系人 : ( 熊华 ); ( 朱晓玉 ) 电邮 :sales@hbs.cm.cn 网址 :

PCI Multiple I/O Host Adapter 1. Introduction

PCI Multiple I/O Host Adapter 1. Introduction PCI Multiple I/O Hst Adapter 1. Intrductin This PCI Hst Adapter is a PCI cntrller bard which can upgrade yur desktp cmputer t have Multiple RS232 (UART) prts. This Lw Prfile Frm factr can supprt Lw prfile