e-nvm 2017 Leading-Edge Embedded NVM Workshop PROGRAMME September 25-27, 2017

Size: px
Start display at page:

Download "e-nvm 2017 Leading-Edge Embedded NVM Workshop PROGRAMME September 25-27, 2017"

Transcription

1 Leading-Edge Embedded NVM Workshop e-nvm 2017 STMicroelectronics Rousset September 25-27, 2017 Centre Microélectronique de Provence, Gardanne, Aix en Provence area (France) PROGRAMME

2 Programme Monday, September 25, :45am: Registration 9:15am: Workshop opening (Bernard POLI, ARCSIS and Philippe Lalevée, Ecole des Mines de Saint-Etienne - CMP) 9:30am: Keynote speaker, Betty Prince, Memory Strategies International, USA - «Embedded Non-Volatile Memories for Intelligent IoT» Session 1 - Embedded flash memories Technology: state of the art and trends - Part 1 Chairman: Didier Nee, WISeKey, France 10:15am: «TSMC envm Technology» Dan Kochpatcharin, TSMC (The Netherlands) 10:40am: Break 11:05am: «A new core transistor equipped with NVM functionality without using any emerging memory materials» Yasuhiro Taniguchi, Floadia (Japan) 11:30am: «Scaling and Demonstration of 28nm Logic-Process-Compatible Split-Gate Flash Memory Technology» Nhan Do, SST (USA) 11:55am: «A Highly Scalable Floating-Gate Cell for Embedded-Flash Applications» Weiran Kong, Huahong Grace Semiconductor (China) 12:20pm: Lunch Session 2 - Emerging and leading edge technologies for embedded NVM - Part 1 Chairman: David Naura, INVIA, France 2:00pm: «Embedded charge-trap non-volatile memory technologies at 40-nm node and beyond» Igor Kouznetsov, Cypress Spansion (USA) 2:25pm: «Non-Volatile Resistive Memory: a Started Revolution Towards the Memory of the Future» Gabriele Navarro, CEA- LETI, MINATEC Campus (France) 2:50pm: «Leading logic NVM technlogy advancing into 7NM finfet node: Challenges and Solutions» James Huang, ememory (Taiwan) 3:15pm: «Voltage Compatibility of ReRAM operation with CMOS» Dirk Wouters, RWTH Aachen University (Germany) 3:40pm: «FeFET - The ideal embedded NVM for the age of IoT» Stefan Müller, Ferroelectric Memory (Germany) 4:05pm: Break Session 3 - Device and architecture - Part 3 Chairman: Philippe Boivin, STMicroelectronics, France 4:30pm: «SMIC Advanced envm Solutions For Security IOT» Stephen Zhou, SMIC (China)

3 Programme 4:55pm: «Split-Gate Flash on 28-nm HKMG Logic Process For High- Speed Embedded Secure-Element Chip Applications» Yong Kyu Lee, Samsung Electronics (Korea) 5:20pm: «SE-RICH GESE-BASED OTS Selector Engineering Targeting High Density Crossbar Resistive Memory» Anthonin Verdy, CEA-Leti (France) 5:45pm: End of the conference day Tuesday, September 26, :45am: Registration Session 2 - Emerging and leading edge technologies for embedded NVM - Part 2 Chairman: David Naura, INVIA, France 9:00am: «Unleash new system architectures with Crossbar ReRAM for embedded applications and storage class memories» Sylvain Dubois, Crossbar (USA) 9:25am: «40nm embedded ReRAM platform in foundry with highly reliable TaOx cell technology» Takumi Mikawa, Panasonic (Japan) 9:50am: «High-performance and Low-power Operations with RRAMbased FPGAs» Pierre-Emmanuel Gaillardon, Utah University (USA) 10:15am: «High-speed voltage-control spintronics memory having high-efficiency of writting, a potential of unlimited endurance, and broad design windows» Hiroaki Yoda, Toshiba (Japan) 10:40am: Break Session 4 - Users, focus on connected objects, IoT Chairman: Philippe Boivin, STMicroelectronics, France 11:05am: «Emerging NVM technologies: toward mass production in MCU embedded market» Jérôme Azémar, Yole Developpement (France) 11:30am : «Inkjet - Printed Flexible Conductive Bridge RAM» Bernhard Huber, Munich University of Applied Sciences (Germany) / INRS-EMT (Canada) 11:55am : «NVM technologies: A hardware security point of view» Franck Courbon, University of Cambridge (U.K) 12:20pm : «Secure Characterisation of the OxRAM Technology» Alexis Krakovinsky, CEA & IM2NP (France) 12:45pm: Lunch / Poster session Session 3 - Device and architecture - Part 2 Chairman: Romain Wacquez, CEA-EMSE, France 2:00pm: «Multiscale Modeling of RRAM Devices for Memory and Neuromorphic Computing Applications» Luca Larcher, University of Modena and Reggio Emilia (Italy) 2:25pm: «Toward non-volatile digital flows» Virgile Javerliac, evaderis (France) 2:50pm: «Formal Design Space Exploration for Memristorbased Crossbar Architecture» Marcello Traiola, LIRMM/ University of Montpellier (France)

4 Programme 3:15pm: «Resistive switching in narrow gap Mott Insulators» Marie- Paule Besland, IMN Nantes (France) 3:40pm: Break Session 1 - Embedded flash memories Technology: state of the art and trends - Part 2 Chairman: Didier Nee, WISeKey, France 4:05pm: «High and medium voltage devices integration on advanced envm» Dann Morillon, STMicrolectronics (France) 4:30pm: «Ultra Low Power single poly non volatile memory for passive RFID applications» Terry Lin, ememory (Taiwan) 4:55pm: «Anti-Fuse, OTP NVM, the Only Memory Enabled at Every CMOS Process Node to 10nm Providing Code, Encryption Keys, & Confidential Data Storages» Paolo Piacentini, Kilopass (USA) 5:20pm: «FinFET Split-Gate MONOS for Embedded Flash in 16/14nmnode and beyond» Tomohiro Yamashita, Renesas Electronics (Japan) 5:45pm: End of the conference day 2 8:30pm: Conference dinner Wednesday, September 27, :45am: Registration Session 2 - Emerging and leading edge technologies for embedded NVM - Part 3 Chairman: Romain Wacquez, CEA-EMSE, France 9:00am: «ESF3 Memory: Endurance Capability and Post-Cycling Data Retention» Viktor Markov, STT (USA) 9:25am: «Overview of Conductive Bridging RAM (CBRAM): an ideal NVM for IoT Applications» - Philippe Blanchard, Adesto Technologies (USA) 9:50am: «Spin Orbit Torque MRAM-based circuits for non-volatile logic and memories» - Gregory Di Pendina, University of Grenoble Alpes/CNRS/CEA, INAC - SpintecLab (France) 10:15am: «From material to circuit : lead the embedded NVM to the next stage» - Vincenzo Della Marca, IM2NP (France) 10:40am: Break Session 3 - Device and architecture - Part 3 Chairman : Philippe Boivin, STMicroelectronics, France 11:05am: «Innovative design solutions for emerging NVM technologies» - Gabriele Navarro, CEA-Leti (France) 11:30am: «Unconventional uses of embedded non-volatile memory: toward the natively intelligent memory» - Damien Querlioz, Paris-Sud University (France) 11:55am: «NVM chip for Machine Learning Operations» - Dimitrios Rodopoulos, IMEC (Belgium) 12:20pm: Lunch, end of the conference 2:00pm: End of the Conference

5 Posters «Resistive Non Volatile Memories Characterization by Conductive Atomic Force Microscopy in Ultra High Vacuum» A.K. Singh 1, 2, 3, 4, S. Blonkowski1, and M. Kogelschatz2, 4 1 STMicroelectronics, Crolles (France), 2Laboratoire des Technologies de la Microélectronique (LTM), CNRS & UGA, Grenoble (France), 3CEA-Leti Grenoble (France), 4Université Grenoble Alpes (UGA), Grenoble (France). «Characterizing embedded device security from the hardware» Dr. Franck Courbon, Computer Laboratory, University of Cambridge (United Kingdom)

6 Exhibitors Floadia ememory Technology Inc. Floadia Corporation , Ogawa-Higashi, Kodaira-City, Tokyo, JAPAN Contact name: Shusaku MIYABE Tel: ememory Technology Inc. 8F, No.5, Tai-Yuan 1st St., Jhubei City, Hsinchu County 30288, TAIWAN Contact name: Viola SUNG Tel: Fax:

7 Exhibitors Kilopass Technology SST (Silicon Storage Technology) Kilopass Technology Inc Zanker Road San Jose, CA UNITED STATES Contact name: Jonah MCLEOD Phone: Mobile: SST Ltd 720 Wharfedale Road Winnersh, RG41 5TP UNITED KINGDOM Contact name: Chris BROWN Phone:

8 Organized by: In partnership with: Supported by: Organizing Committee: Bernard Poli, Director - ARCSIS Corinne Joachin, Event Manager - ARCSIS Séverine Lémeri, Event Assistant - ARCSIS +33 (0) contact@e-nvm.org website:

EMERGING NON VOLATILE MEMORY

EMERGING NON VOLATILE MEMORY EMERGING NON VOLATILE MEMORY Innovative components for neuromorphic architecture Leti, technology research institute Contact: leti.contact@cea.fr Neuromorphic architecture Brain-inspired computing has

More information

Embedded 28-nm Charge-Trap NVM Technology

Embedded 28-nm Charge-Trap NVM Technology Embedded 28-nm Charge-Trap NVM Technology Igor Kouznetsov Santa Clara, CA 1 Outline Embedded NVM applications Charge-trap NVM at Cypress Scaling Key Flash macro specs 28-nm Flash memory reliability Conclusions

More information

OTP & MTP/FRP Non-Volatile Memory IP for Standard Logic CMOS

OTP & MTP/FRP Non-Volatile Memory IP for Standard Logic CMOS OTP & MTP/FRP Non-Volatile Memory IP for Standard Logic CMOS NSCore, Inc. http://www.nscore.com/ Outlines 1. Corporate Overview 2. Program, Read & Erase Mechanism 3. OTP IP Lineups 4. New MTP Technologies

More information

In-memory computing with emerging memory devices

In-memory computing with emerging memory devices In-memory computing with emerging memory devices Dipartimento di Elettronica, Informazione e Bioingegneria Politecnico di Milano daniele.ielmini@polimi.it Emerging memory devices 2 Resistive switching

More information

Nonvolatile memories for IoT applications. Yakov Roizin 21 September 2017

Nonvolatile memories for IoT applications. Yakov Roizin 21 September 2017 Nonvolatile memories for IoT applications Yakov Roizin 21 September 2017 TowerJazz - the world largest Analog Foundry: 7 Fabs; >2.5 million wafers/year; revenues ~ 1.5 billion US $, ~4500 employees Midgal

More information

Embedded Flash Driving Down the Memory Lane

Embedded Flash Driving Down the Memory Lane Embedded Flash Driving Down the Memory Lane Vipin Tiwari Director, Marketing and Business Development Silicon Storage Technology, Inc. 1 Outline SST Overview Automotive Semiconductor Market Automotive

More information

Using Non-Volatile Memory for Computation-in-Memory

Using Non-Volatile Memory for Computation-in-Memory Using Non-Volatile Memory for Computation-in-Memory Wei -Ti Liu LucidPort Technology, Inc. www.lucidport.com Flash Memory Summit 2018 Santa Clara, CA 1 Using Non-Volatile Memory for Computation-in-Memory

More information

Test and Reliability of Emerging Non-Volatile Memories

Test and Reliability of Emerging Non-Volatile Memories Test and Reliability of Emerging Non-Volatile Memories Elena Ioana Vătăjelu, Lorena Anghel TIMA Laboratory, Grenoble, France Outline Emerging Non-Volatile Memories Defects and Fault Models Test Algorithms

More information

Applications embedding 16MB Phase

Applications embedding 16MB Phase Truly Innovative 28nm FDSOI Technology for Automotive Microcontroller Applications embedding 16MB Phase Change Memory F.ARNAUD 1, P.ZULIANI 2, J.P.REYNARD 1, A. GANDOLFO 2, F.DISEGNI 2, P.MATTAVELLI 2,

More information

Unleashing MRAM as Persistent Memory

Unleashing MRAM as Persistent Memory Unleashing MRAM as Persistent Memory Andrew J. Walker PhD Spin Transfer Technologies Contents The Creaking Pyramid Challenges with the Memory Hierarchy What and Where is MRAM? State of the Art pmtj Unleashing

More information

Mohsen Imani. University of California San Diego. System Energy Efficiency Lab seelab.ucsd.edu

Mohsen Imani. University of California San Diego. System Energy Efficiency Lab seelab.ucsd.edu Mohsen Imani University of California San Diego Winter 2016 Technology Trend for IoT http://www.flashmemorysummit.com/english/collaterals/proceedi ngs/2014/20140807_304c_hill.pdf 2 Motivation IoT significantly

More information

Adding CEA-LETI Non Volatile Memories for new design exploration

Adding CEA-LETI Non Volatile Memories for new design exploration Adding CEA-LETI Non Volatile Memories for new design exploration Etienne NOWAK CEA-Leti Head of the Advanced Memory Device Laboratory etienne.nowak@cea.fr NON VOLATILE MEMORY (NVM) MARKET TRENDS Low/No

More information

EXTREMELY LOW-POWER AI HARDWARE ENABLED BY CRYSTALLINE OXIDE SEMICONDUCTORS

EXTREMELY LOW-POWER AI HARDWARE ENABLED BY CRYSTALLINE OXIDE SEMICONDUCTORS Semiconductor Energy Laboratory: White Paper EXTREMELY LOW-POWER AI HARDWARE ENABLED BY CRYSTALLINE OXIDE SEMICONDUCTORS Semiconductor Energy Laboratory (SEL): Extremely low-power AI chips can be built

More information

Introduction. Chapter 1. Logic Non-Volatile Memory. List of Sections. List of Figures

Introduction. Chapter 1. Logic Non-Volatile Memory. List of Sections. List of Figures Logic Non-Volatile Memory by Charles Ching-Hsiang Hsu, Yuan-Tai Lin, Evans Ching-Sung Yang, Rick Shih-Jye Shen Chapter 1 Introduction List of Sections Section 1.1 What Are Logic NVMs 3 Section 1.2 When

More information

Emerging memories: Technology trends and IUNET research contribu9ons. Luca Larcher and Paolo Pavan Università di Modena e Reggio Emilia

Emerging memories: Technology trends and IUNET research contribu9ons. Luca Larcher and Paolo Pavan Università di Modena e Reggio Emilia Emerging memories: Technology trends and IUNET research contribu9ons Luca Larcher and Paolo Pavan Università di Modena e Reggio Emilia Outline Memory landscape: technology trends IUNET projects and research

More information

CMP annual meeting, January 23 rd, 2014

CMP annual meeting, January 23 rd, 2014 J.P.Nozières, G.Prenat, B.Dieny and G.Di Pendina Spintec, UMR-8191, CEA-INAC/CNRS/UJF-Grenoble1/Grenoble-INP, Grenoble, France CMP annual meeting, January 23 rd, 2014 ReRAM V wr0 ~-0.9V V wr1 V ~0.9V@5ns

More information

The Internet of Things and Batteries, Hackers and CPU Architects, oh, and NVM. Lucian Shifren ARM R&D San Jose CA

The Internet of Things and Batteries, Hackers and CPU Architects, oh, and NVM. Lucian Shifren ARM R&D San Jose CA The Internet of Things and Batteries, Hackers and CPU Architects, oh, and NVM Lucian Shifren ARM R&D San Jose CA 1 What is the Internet of Things? Buzzword Trend Convenient Categorization Industrial Consumer

More information

Emerging NV Storage and Memory Technologies --Development, Manufacturing and

Emerging NV Storage and Memory Technologies --Development, Manufacturing and Emerging NV Storage and Memory Technologies --Development, Manufacturing and Applications-- Tom Coughlin, Coughlin Associates Ed Grochowski, Computer Storage Consultant 2014 Coughlin Associates 1 Outline

More information

MRAM, XPoint, ReRAM PM Fuel to Propel Tomorrow s Computing Advances

MRAM, XPoint, ReRAM PM Fuel to Propel Tomorrow s Computing Advances MRAM, XPoint, ReRAM PM Fuel to Propel Tomorrow s Computing Advances Jim Handy Objective Analysis Tom Coughlin Coughlin Associates The Market is at a Nexus PM 2 Emerging Memory Technologies MRAM: Magnetic

More information

MRAM Developer Day 2018 MRAM Update

MRAM Developer Day 2018 MRAM Update MRAM Developer Day 2018 MRAM Update Barry Hoberman August 2018 1 Disclaimer Observations and opinions >35 years experience in wide variety of memory >12 years experience in MRAM 2012-2017 CEO/Chairman

More information

Breaking the Memory Bottleneck in Computing Applications with Emerging Memory Technologies: a Design and Technology Perspective

Breaking the Memory Bottleneck in Computing Applications with Emerging Memory Technologies: a Design and Technology Perspective Breaking the Memory Bottleneck in Computing Applications with Emerging Memory Technologies: a Design and Technology Perspective M. HARRAND CEA-LIST, LABORATOIRE INFRASTRUCTURE ET ATELIER LOGICIEL SUR PUCE,

More information

Versatile RRAM Technology and Applications

Versatile RRAM Technology and Applications Versatile RRAM Technology and Applications Hagop Nazarian Co-Founder and VP of Engineering, Crossbar Inc. Santa Clara, CA 1 Agenda Overview of RRAM Technology RRAM for Embedded Memory Mass Storage Memory

More information

Magnetoresistive RAM (MRAM) Jacob Lauzon, Ryan McLaughlin

Magnetoresistive RAM (MRAM) Jacob Lauzon, Ryan McLaughlin Magnetoresistive RAM (MRAM) Jacob Lauzon, Ryan McLaughlin Agenda Current solutions Why MRAM? What is MRAM? History How it works Comparisons Outlook Current Memory Types Memory Market primarily consists

More information

Analysts Weigh In On Persistent Memory

Analysts Weigh In On Persistent Memory Analysts Weigh In On Persistent Memory Moderator: Michael Oros, Executive Director, SNIA Today s Presenters Jim Handy and Tom Coughlin on How Persistent Memory Will Succeed Randy Kerns with An Analyst

More information

Craig Rawlings Title or job function

Craig Rawlings Title or job function The Source for Logic Non-Volatile Memory Presenter Name Craig Rawlings Title or job function Director of Marketing Rapid Growing Customer Base Rapid Growing Customer Base 50+ Customers and Counting XPM

More information

Technology and Manufacturing

Technology and Manufacturing Technology and Manufacturing Executive Vice President Field Trip 2006 - London, May 23rd Field Trip 2006 - London, May 23rd Technology Technology Development Centers and Main Programs CMOS Logic Platform

More information

envm in Automotive Modules MINATEC Workshop Grenoble, June 21, 2010 May Marco 28, 2009 OLIVO, ST Automotive Group

envm in Automotive Modules MINATEC Workshop Grenoble, June 21, 2010 May Marco 28, 2009 OLIVO, ST Automotive Group envm in Automotive Modules MINATEC Workshop Grenoble, June 21, 2010 May Marco 28, 2009 OLIVO, ST Automotive Group envm in automotive: Outline marketing requirements

More information

Digitization of non-volatility Jean-Pascal BOST, CEO

Digitization of non-volatility Jean-Pascal BOST, CEO D a t a - e f f i c i e n t w o r l d Digitization of non-volatility Jean-Pascal BOST, CEO www.evaderis.com Lab spin-off Incorporated 2014 17 people IP Fabless Non volatile Semiconductor IP emram erram

More information

The Long & Winding Road to Persistent Memories Jim Handy, Objective Analysis Tom Coughlin, Coughlin Associates

The Long & Winding Road to Persistent Memories Jim Handy, Objective Analysis Tom Coughlin, Coughlin Associates The Long & Winding Road to Persistent Memories Jim Handy, Objective Analysis Tom Coughlin, Coughlin Associates 2018 Storage Developer Conference. Objective Analysis & Coughlin Assoc.. All Rights Reserved.

More information

CircuitsMulti-Projets

CircuitsMulti-Projets From layout to chips CircuitsMulti-Projets MPW Services Center for ICs, Photonics & MEMS Prototyping & Low Volume Production mycmp.fr Grenoble - France From layout to chips STMicroelectronics Standard

More information

OBJECTIVE ANALYSIS WHITE PAPER NEW MEMORIES FOR EFFICIENT COMPUTING. Issues with Embedded Memories

OBJECTIVE ANALYSIS WHITE PAPER NEW MEMORIES FOR EFFICIENT COMPUTING. Issues with Embedded Memories OBJECTIVE ANALYSIS WHITE PAPER NEW MEMORIES FOR EFFICIENT COMPUTING Reducing Energy Consumption in Battery and Large-Scale Systems T he semiconductor industry is at a turning point. Both the embedded memories

More information

Applications Emerging to Employ Embedded Non- Volatile Memory

Applications Emerging to Employ Embedded Non- Volatile Memory Applications Emerging to Employ Embedded Non- Volatile Memory May 2011 By: Linh Hong Vice President of Marketing Kilopass Technology Inc. www.kilopass.com To learn more about Kilopass, stop by the Chip

More information

Read Architectures for Multi-bit per cell NAND Flash Memories Report No. FI-NFL-RAN-0909

Read Architectures for Multi-bit per cell NAND Flash Memories Report No. FI-NFL-RAN-0909 Read Architectures for Multi-bit per cell NAND Flash Memories Report No. FI-NFL-RAN-0909 By: Luca Crippa September 2009 2009 Forward Insights. All Rights Reserved. Reproduction and distribution of this

More information

Future computer Architectures: Computing in Memory

Future computer Architectures: Computing in Memory Future computer Architectures: Computing in Memory Said Hamdioui Delft University of Technology The Netherlands ASCI Spring School on Heterogeneous Computing Systems May 29 - June 1, 2017 1 Outline Motivation

More information

emram: From Technology to Applications David Eggleston VP Embedded Memory

emram: From Technology to Applications David Eggleston VP Embedded Memory emram: From Technology to Applications David Eggleston VP Embedded Memory 10,000 foot view What are we trying to achieve? 2 Memory is Know Remembering. Think Events 3 Memory is Code Persistence. Data State

More information

Beyond-CMOS Technology Roadmap. An Chen Emerging Research Devices (ERD), ITRS

Beyond-CMOS Technology Roadmap. An Chen Emerging Research Devices (ERD), ITRS Beyond-CMOS Technology Roadmap An Chen Emerging Research Devices (ERD), ITRS 2 For slides, questions, and comments, please contact me at: an.chen@globalfoundries.com Outline Introduction Emerging logic

More information

NANOELECTRONICS AND DIGITAL TECHNOLOGY ENABLING DISRUPTIVE INNOVATION LUC VAN DEN HOVE - PRESIDENT AND CEO

NANOELECTRONICS AND DIGITAL TECHNOLOGY ENABLING DISRUPTIVE INNOVATION LUC VAN DEN HOVE - PRESIDENT AND CEO NANOELECTRONICS AND DIGITAL TECHNOLOGY ENABLING DISRUPTIVE INNOVATION LUC VAN DEN HOVE - PRESIDENT AND CEO IMEC S MISSION IMEC S MISSION Imec is the world-leading R&D and innovation hub in nanoelectronics

More information

New Embedded NVM architectures

New Embedded NVM architectures New Embedded NVM architectures for Secure & Low Power Microcontrollers Jean DEVIN, Bruno LECONTE Microcontrollers, Memories & Smartcard Group STMicroelectronics 11 th LETI Annual review, June 24th, 2009

More information

RRAM Crossbar Arrays for Storage Class Memory Applications : Throughput and Density Considerations

RRAM Crossbar Arrays for Storage Class Memory Applications : Throughput and Density Considerations RRAM Crossbar Arrays for Storage Class Memory Applications : Throughput and Density Considerations A. Levisse 1, B. Giraud 2, J.-P. Noel 2, M. Moreau 3, J.-M. Portal 3 1 Embedded Systems Laboratory (ESL),

More information

SOLVING MANUFACTURING CHALLENGES AND BRINGING SPIN TORQUE MRAM TO THE MAINSTREAM

SOLVING MANUFACTURING CHALLENGES AND BRINGING SPIN TORQUE MRAM TO THE MAINSTREAM SEMICON Taipei SOLVING MANUFACTURING CHALLENGES AND BRINGING SPIN TORQUE MRAM TO THE MAINSTREAM Joe O Hare, Marketing Director Sanjeev Aggarwal, Ph.D., VP Manufacturing & Process Everspin Company Highlights

More information

Recent Advancements in Spin-Torque Switching for High-Density MRAM

Recent Advancements in Spin-Torque Switching for High-Density MRAM Recent Advancements in Spin-Torque Switching for High-Density MRAM Jon Slaughter Everspin Technologies 7th International Symposium on Advanced Gate Stack Technology, September 30, 2010 Everspin Technologies,

More information

Daniele Ielmini DEI - Politecnico di Milano, Milano, Italy Outline. Solid-state disk (SSD) Storage class memory (SCM)

Daniele Ielmini DEI - Politecnico di Milano, Milano, Italy Outline. Solid-state disk (SSD) Storage class memory (SCM) Beyond NVMs Daniele Ielmini DEI - Politecnico di Milano, Milano, Italy ielmini@elet.polimi.it Outline Storage applications Solid-state disk (SSD) Storage class memory (SCM) Logic applications: Crossbar

More information

FPGA Programming Technology

FPGA Programming Technology FPGA Programming Technology Static RAM: This Xilinx SRAM configuration cell is constructed from two cross-coupled inverters and uses a standard CMOS process. The configuration cell drives the gates of

More information

New Silicon Frontiers: Physically Flexible System-on-a-Chip

New Silicon Frontiers: Physically Flexible System-on-a-Chip New Silicon Frontiers: Physically Flexible System-on-a-Chip Richard L. Chaney, Douglas R. Hackler, Kelly J. DeGregorio, Dale G. Wilson This work sponsored in part by the Rapid Response Technology Office

More information

NAND Flash Memory. Jinkyu Jeong Computer Systems Laboratory Sungkyunkwan University

NAND Flash Memory. Jinkyu Jeong Computer Systems Laboratory Sungkyunkwan University NAND Flash Memory Jinkyu Jeong (Jinkyu@skku.edu) Computer Systems Laboratory Sungkyunkwan University http://csl.skku.edu ICE3028: Embedded Systems Design, Fall 2018, Jinkyu Jeong (jinkyu@skku.edu) Flash

More information

Memory Class Storage. Bill Gervasi Principal Systems Architect Santa Clara, CA August

Memory Class Storage. Bill Gervasi Principal Systems Architect Santa Clara, CA August Memory Class Storage Bill Gervasi Principal Systems Architect bilge@nantero.com August 2018 1 DRAM Treadmill DDR5-3200 DDR5-3600 DDR5-4400 DDR5-4000 DDR5-4800 DDR5-5200 DDR4-1600 DDR5-5600 DDR4-1866 DDR5-6000

More information

Advanced Information Storage 11

Advanced Information Storage 11 Advanced Information Storage 11 Atsufumi Hirohata Department of Electronics 16:00 11/November/2013 Monday (P/L 002) Quick Review over the Last Lecture Shingled write recording : * Bit patterned media (BPM)

More information

EMERGING MEMORIES POISED TO EXPLODE An Emerging Memory Report

EMERGING MEMORIES POISED TO EXPLODE An Emerging Memory Report EMERGING MEMORIES POISED TO EXPLODE An Emerging Memory Report COUGHLIN ASSOCIATES San Jose, California July 2018 2018 Coughlin Associates 1 EMERGING MEMORIES POISED TO EXPLODE An Emerging Memory Report

More information

Emerging NVM Enabled Storage Architecture:

Emerging NVM Enabled Storage Architecture: Emerging NVM Enabled Storage Architecture: From Evolution to Revolution. Yiran Chen Electrical and Computer Engineering University of Pittsburgh Sponsors: NSF, DARPA, AFRL, and HP Labs 1 Outline Introduction

More information

MEETING AGENDA March Final Draft

MEETING AGENDA March Final Draft MEETING AGENDA 5 th IPHE Steering Committee Meeting 28 29 March 2006 Final Draft Morris J. Wosk Centre for Dialogue & Delta Vancouver Suites 550 West Hastings Street, Vancouver, BC V6B 1L6 Tel: 604.689.8188

More information

DESIGN AND PERFORMANCE ANALYSIS OF A NONVOLATILE MEMORY CELL

DESIGN AND PERFORMANCE ANALYSIS OF A NONVOLATILE MEMORY CELL DESIGN AND PERFORMANCE ANALYSIS OF A NONVOLATILE MEMORY CELL 1 M. Vasudha, 2 B. Sri Pravallika, 3 Ch. Sai Kiran, 4 P. Subhani, 5 G. Rakesh Chowdary, 6 M Durga Prakash, 7 K Hari Kishore, 8 T.V. Ramakrishna

More information

technology Leadership

technology Leadership technology Leadership MARK BOHR INTEL SENIOR FELLOW, TECHNOLOGY AND MANUFACTURING GROUP DIRECTOR, PROCESS ARCHITECTURE AND INTEGRATION SEPTEMBER 19, 2017 Legal Disclaimer DISCLOSURES China Tech and Manufacturing

More information

Programming Characteristics on Three-Dimensional NAND Flash Structure Using Edge Fringing Field Effect

Programming Characteristics on Three-Dimensional NAND Flash Structure Using Edge Fringing Field Effect JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.5, OCTOBER, 2014 http://dx.doi.org/10.5573/jsts.2014.14.5.537 Programming Characteristics on Three-Dimensional NAND Flash Structure Using Edge

More information

Presenter Name. Larry Morrell Title or job function. Vice President/GM IP Products

Presenter Name. Larry Morrell Title or job function. Vice President/GM IP Products Presenter Name Larry Morrell Title or job function Vice President/GM IP Products AEON Nonvolatile Memory IP Tier 1 customers AEON units shipped 3 6 17 30 11B 1.1B 700M 300M 70M 2005 2006 2007 2008 0.25

More information

Driving the MRAM Revolution. Kevin Conley CEO, Everspin Technologies

Driving the MRAM Revolution. Kevin Conley CEO, Everspin Technologies Driving the MRAM Revolution Kevin Conley CEO, Everspin Technologies MRAM In Datacenter Core Enables Data Persistence At Speed Enterprise SSD Network Accelerator RAID Storage Accelerator 2 MRAM Enables

More information

MTJ-Based Nonvolatile Logic-in-Memory Architecture

MTJ-Based Nonvolatile Logic-in-Memory Architecture 2011 Spintronics Workshop on LSI @ Kyoto, Japan, June 13, 2011 MTJ-Based Nonvolatile Logic-in-Memory Architecture Takahiro Hanyu Center for Spintronics Integrated Systems, Tohoku University, JAPAN Laboratory

More information

Soitec ultra-thin SOI substrates enabling FD-SOI technology. July, 2015

Soitec ultra-thin SOI substrates enabling FD-SOI technology. July, 2015 Soitec ultra-thin SOI substrates enabling FD-SOI technology July, 2015 Agenda FD-SOI: Background & Value Proposition C1- Restricted July 8, 2015 2 Today Ultra-mobile & Connected Consumer At Any Time With

More information

Don t Forget the Memory: Automatic Block RAM Modelling, Optimization, and Architecture Exploration

Don t Forget the Memory: Automatic Block RAM Modelling, Optimization, and Architecture Exploration Don t Forget the : Automatic Block RAM Modelling, Optimization, and Architecture Exploration S. Yazdanshenas, K. Tatsumura *, and V. Betz University of Toronto, Canada * Toshiba Corporation, Japan : An

More information

MRAM - present state-of and future challenges

MRAM - present state-of and future challenges MRAM - present state-of of-the-art and future challenges Dr G. Pan CRIST School of Computing, Communication & Electronics Faculty of Technology, University of Plymouth, Plymouth, PL4 8AA, UK Outline The

More information

Introduction to the Workshop

Introduction to the Workshop 3 rd Annual ITU IMT-2020/5G Workshop & Demo Day 2018 (Geneva, Switzerland, 18 July 2018) Introduction to the Workshop Dr. Rim Belhassine-Cherif Chief Services & Innovation Officer, Tunisie Télécom, Tunisia

More information

Emerging IC Packaging Platforms for ICT Systems - MEPTEC, IMAPS and SEMI Bay Area Luncheon Presentation

Emerging IC Packaging Platforms for ICT Systems - MEPTEC, IMAPS and SEMI Bay Area Luncheon Presentation Emerging IC Packaging Platforms for ICT Systems - MEPTEC, IMAPS and SEMI Bay Area Luncheon Presentation Dr. Li Li Distinguished Engineer June 28, 2016 Outline Evolution of Internet The Promise of Internet

More information

Phase Change Memory An Architecture and Systems Perspective

Phase Change Memory An Architecture and Systems Perspective Phase Change Memory An Architecture and Systems Perspective Benjamin C. Lee Stanford University bcclee@stanford.edu Fall 2010, Assistant Professor @ Duke University Benjamin C. Lee 1 Memory Scaling density,

More information

Phase Change Memory An Architecture and Systems Perspective

Phase Change Memory An Architecture and Systems Perspective Phase Change Memory An Architecture and Systems Perspective Benjamin Lee Electrical Engineering Stanford University Stanford EE382 2 December 2009 Benjamin Lee 1 :: PCM :: 2 Dec 09 Memory Scaling density,

More information

Common Platform Ecosystem Enablement

Common Platform Ecosystem Enablement Joe Abler Common Platform Ecosystem Enablement IBM provides a complete Foundry solution Innovative technology Leadership road map with advanced SiGe & RF offerings Leading-edge CMOS process development

More information

The Many Flavors of NAND and More to Come

The Many Flavors of NAND and More to Come The Many Flavors of NAND and More to Come Brian Shirley VP Micron Memory Product Group 1 NAND Market Growth Drivers Top 10 Applications by Units Shipped 4000 # of Units per Application 3500 Millions of

More information

Reverse Engineering Techniques in CMOS Based Non-Volatile Memory (NVM)

Reverse Engineering Techniques in CMOS Based Non-Volatile Memory (NVM) Reverse Engineering Techniques in CMOS Based Non-Volatile Memory (NVM) EMBEDDED SRAM & NVM LOGIC LIBRARIES EMBEDDED T&R MEMORY DEVELOPMENT SW INTERFACE IP Agenda Applications Requiring Standard CMOS NVM

More information

N on v ola t ile il M e m or y Se m in a r H ot Ch ips

N on v ola t ile il M e m or y Se m in a r H ot Ch ips Nonvolatile Mem ory Sem inar Hot Chips 2 0 1 0 Aurangzeb Khan Citius Consulting Group, LLC Dan Lenoski Cisco Systems, Inc. August 22, 2010 Memorial Auditorium Stanford University Motivation Flash: Extraordinary

More information

ReRAM Status and Forecast 2017

ReRAM Status and Forecast 2017 ReRAM Status and Forecast 2017 Mark Webb The Latency Spectrum and Gaps More Like Memory More Like Storage CPU/ SRAM DRAM Storage Class Memory GAP NAND SLC to TLC HDD TAPE 1ns 10ns 100ns 1us 10us 100us

More information

China and Global Semiconductor Industry Update and Outlook

China and Global Semiconductor Industry Update and Outlook China and Global Semiconductor Industry Update and Outlook Randy Bane Managing Director Corporate Marketing Applied Materials CSIS/US-Taiwan Business Council Conference May 27, 2004 Top 15 Worldwide Semiconductor

More information

«Safe (hardware) design methodologies against fault attacks»

«Safe (hardware) design methodologies against fault attacks» «Safe (hardware) design methodologies against fault attacks» Bruno ROBISSON Assia TRIA SESAM Laboratory (joint R&D team CEA-LETI/EMSE), Centre Microélectronique de Provence Avenue des Anémones, 13541 Gardanne,

More information

Roadmap Past, Present and Future

Roadmap Past, Present and Future Roadmap Past, Present and Future Paolo Gargini Chairman ITRS2.0 Fellow IEEE, Fellow I-JSAPI Intel Fellow (1995-2012) 1 Multiple Stories 1. Introduction 2. 1998. ITRS 1.0 1. Equivalent Scaling 3. 2000.

More information

MRAM in 2024 How we got there?

MRAM in 2024 How we got there? MRAM in 2024 How we got there? Panel Discussion Chair: Satoru Araki, Sr.Dir, Prog/Prod Mgmt, Spin Transfer Technologies Goal: Visualize what we can expect, and what we need to work on Panelists: - Tom

More information

Roadmap Benefits Past, Present and Future

Roadmap Benefits Past, Present and Future Roadmap Benefits Past, Present and Future Paolo Gargini Chairman ITRS2.0 Fellow IEEE, Fellow I-JSAP Intel Fellow (1995-2012) 1 Second Update of Moore s Law Log 2 of the number of components per integrated

More information

Recent Development and Progress in Nonvolatile Memory for Embedded Market

Recent Development and Progress in Nonvolatile Memory for Embedded Market Recent Development and Progress in Nonvolatile Memory for Embedded Market Saied Tehrani, Ph.D. Chief Technology Officer, Spansion Inc. July 11, 2012 1 Outline Market Trend for Nonvolatile Memory NOR Flash

More information

MEMORY STRATEGIES INTERNATIONAL TRAINING SEMINARS

MEMORY STRATEGIES INTERNATIONAL TRAINING SEMINARS MEMORY STRATEGIES INTERNATIONAL TRAINING SEMINARS www.memorystrategies.com Lecturer: Author of: Betty Prince, Ph.D. Emerging Memories: Technologies and Trends, 2002, Kluwer Academic High Performance Memories,

More information

Circuits Multi Projets

Circuits Multi Projets Circuits Multi Projets MPW Services Center for IC / MEMS Prototyping http://cmp.imag.fr Grenoble France CMP annual users meeting, 4 Feb. 2016, PARIS STMicroelectronics Standard Technology offers at CMP

More information

Enabling Intelligent Digital Power IC Solutions with Anti-Fuse-Based 1T-OTP

Enabling Intelligent Digital Power IC Solutions with Anti-Fuse-Based 1T-OTP Enabling Intelligent Digital Power IC Solutions with Anti-Fuse-Based 1T-OTP Jim Lipman, Sidense David New, Powervation 1 THE NEED FOR POWER MANAGEMENT SOLUTIONS WITH OTP MEMORY As electronic systems gain

More information

Embedded Flash for Automotive Market. Increasing demand for performances, endurance and reliability in harsh conditions. Challenges and solutions

Embedded Flash for Automotive Market. Increasing demand for performances, endurance and reliability in harsh conditions. Challenges and solutions Embedded Flash for Automotive Market. Increasing demand for performances, endurance and reliability in harsh conditions. Challenges and solutions Fausto Piazza Silicon Technology Development envm Memories

More information

Cisco Live Event Sponsorship Opportunities

Cisco Live Event Sponsorship Opportunities Contents What is Cisco Live? Who Attends? What is the of Solutions? Why Exhibit? Package Summary Event Schedule Act Now Book your exhibition package today 03 04 05 06 07 10 10 11 2 What is Cisco Live?

More information

CMOS Logic Circuit Design Link( リンク ): センター教官講義ノートの下 CMOS 論理回路設計

CMOS Logic Circuit Design   Link( リンク ): センター教官講義ノートの下 CMOS 論理回路設計 CMOS Logic Circuit Design http://www.rcns.hiroshima-u.ac.jp Link( リンク ): センター教官講義ノートの下 CMOS 論理回路設計 Memory Circuits (Part 1) Overview of Memory Types Memory with Address-Based Access Principle of Data Access

More information

AN1839 APPLICATION NOTE How to Use a Small Page ST NAND Flash Memory in an Application Designed for a Toshiba Device

AN1839 APPLICATION NOTE How to Use a Small Page ST NAND Flash Memory in an Application Designed for a Toshiba Device AN1839 APPLICATION NOTE How to Use a Small Page ST NAND Flash Memory in an Application Designed for a Toshiba Device This Application Note describes how to use an STMicroelectronics Small Page (528 Byte/

More information

Storage and Memory Infrastructure to Support 5G Applications. Tom Coughlin President, Coughlin Associates

Storage and Memory Infrastructure to Support 5G Applications. Tom Coughlin President, Coughlin Associates Storage and Memory Infrastructure to Support 5G Applications Tom Coughlin President, Coughlin Associates www.tomcoughlin.com Outline 5G and its Implementation Storage and Memory Technologies Emerging Non

More information

United for Excellence

United for Excellence United for Excellence Dear Customers, With the rising performance and shrinking feature sizes of our leading-edge production technologies, UMC's customers today enjoy unprecedented opportunities to develop

More information

Silicon Epitaxial Planar Zener Diode for Stabilized Power Supply. Type No. Mark Package Code HZS Series Type No. MHD B 7

Silicon Epitaxial Planar Zener Diode for Stabilized Power Supply. Type No. Mark Package Code HZS Series Type No. MHD B 7 Silicon Epitaxial Planar Zener Diode for Stabilized Power Supply Features REJ3G184-3Z (Previous: ADE-28-12B) Rev.3. Mar.11.24 Low leakage, low zener impedance and maximum power dissipation of 4 mw are

More information

Intel s s Memory Strategy for the Wireless Phone

Intel s s Memory Strategy for the Wireless Phone Intel s s Memory Strategy for the Wireless Phone Stefan Lai VP and Co-Director, CTM Intel Corporation Nikkei Microdevices Memory Symposium January 26 th, 2005 Agenda Evolution of Memory Requirements Evolution

More information

Content courtesy of Wikipedia.org. David Harrison, CEO/Design Engineer for Model Sounds Inc.

Content courtesy of Wikipedia.org. David Harrison, CEO/Design Engineer for Model Sounds Inc. Content courtesy of Wikipedia.org David Harrison, CEO/Design Engineer for Model Sounds Inc. Common FLASH Memory SD cards + mini, micro versions serial interface slower Compact Flash - parallel interface

More information

Novel Nonvolatile Memory Hierarchies to Realize "Normally-Off Mobile Processors" ASP-DAC 2014

Novel Nonvolatile Memory Hierarchies to Realize Normally-Off Mobile Processors ASP-DAC 2014 Novel Nonvolatile Memory Hierarchies to Realize "Normally-Off Mobile Processors" ASP-DAC 2014 Shinobu Fujita, Kumiko Nomura, Hiroki Noguchi, Susumu Takeda, Keiko Abe Toshiba Corporation, R&D Center Advanced

More information

TEL AVIV

TEL AVIV 28-30.1.2019 Conference Chairman // DR. YOSSI VARDI CYBERTECH 2018 FIGURES: 15,000 attendees at the Cybertech 2018 conference and exhibition 170 local and international speakers discussed the latest innovations

More information

CMOSETR Session C1, July 7 (Macroelectronics)

CMOSETR Session C1, July 7 (Macroelectronics) Universal Flexible Hybrid System Development Kit including MCU, ADC and RFIC Prepared for: CMOSETR Session C1, July 7 (Macroelectronics) Doug Hackler President & CEO doughackler@americansemi.com 208 336-2773

More information

IBG Protection for Anti-Fuse OTP Memory Security Breaches

IBG Protection for Anti-Fuse OTP Memory Security Breaches IBG Protection for Anti-Fuse OTP Memory Security Breaches Overview Anti-Fuse Memory IP is considered by some to be the gold standard for secure memory. Once programmed, reverse engineering methods will

More information

New Mul(- Time Programmable Embedded NVM IP Provides SoC Designers New Architecture Op(ons

New Mul(- Time Programmable Embedded NVM IP Provides SoC Designers New Architecture Op(ons New Mul(- Time Programmable Embedded NVM IP Provides SoC Designers New Architecture Op(ons Kilopass Corporate Overview Logic NVM Innovator Proven & Patented Embedded NVM in CMOS Broadly Adopted Key Markets

More information

Architectural Aspects in Design and Analysis of SOTbased

Architectural Aspects in Design and Analysis of SOTbased Architectural Aspects in Design and Analysis of SOTbased Memories Rajendra Bishnoi, Mojtaba Ebrahimi, Fabian Oboril & Mehdi Tahoori INSTITUTE OF COMPUTER ENGINEERING (ITEC) CHAIR FOR DEPENDABLE NANO COMPUTING

More information

Proposers Day Workshop

Proposers Day Workshop Proposers Day Workshop Monday, January 23, 2017 @srcjump, #JUMPpdw Intelligent Memory and Storage Vertical Research Center Sean Eilert Fellow Micron Technology High Level Overview Conventional Bottlenecks

More information

A STORAGE CLASS MEMORY SOLUTION IN THE MAKING. Investor Presentation July 2017

A STORAGE CLASS MEMORY SOLUTION IN THE MAKING. Investor Presentation July 2017 A STORAGE CLASS MEMORY SOLUTION IN THE MAKING. Investor Presentation July 2017 1 DISCLAIMER IMPORTANT NOTICE: This presentation has been prepared by 4DS Memory Limited. ( 4DS or the Company ) based on

More information

Advances in Flexible Hybrid Electronics Reliability

Advances in Flexible Hybrid Electronics Reliability Advances in Flexible Hybrid Electronics Reliability LOPEC Smart & Hybrid Systems Munich 3/29/17 This work sponsored in part by Air Force Research Laboratory, Wright-Patterson AFB, for supporting reliability

More information

512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit SPI Serial Flash SST25VF512 / SST25VF010 / SST25VF020 / SST25VF040

512 Kbit / 1 Mbit / 2 Mbit / 4 Mbit SPI Serial Flash SST25VF512 / SST25VF010 / SST25VF020 / SST25VF040 FEATURES: SST25VF512 / 010 / 020 / 040512Kb / 1Mb / 2Mb / 4Mb Serial Peripheral Interface (SPI) flash memory Single 2.7-3.6V Read and Write Operations Serial Interface Architecture SPI Compatible: Mode

More information

Proposers Day Workshop

Proposers Day Workshop Proposers Day Workshop Monday, January 23, 2017 @srcjump, #JUMPpdw Advanced Devices, Packaging, and Materials Horizontal Research Center Aaron Oki NG Fellow Northrop Grumman Center Motivation Active and

More information

Non-Volatile Memory Market by Type (Flash (NAND, NOR), EEPROM, NVSRAM, Embedded, EPROM, 3D NAND, MRAM/STTMRAM, FRAM, RERAM/CBRAM, NVDIMM, PCM, 3D

Non-Volatile Memory Market by Type (Flash (NAND, NOR), EEPROM, NVSRAM, Embedded, EPROM, 3D NAND, MRAM/STTMRAM, FRAM, RERAM/CBRAM, NVDIMM, PCM, 3D Non-Volatile Memory Market by Type (Flash (NAND, NOR), EEPROM, NVSRAM, Embedded, EPROM, 3D NAND, MRAM/STTMRAM, FRAM, RERAM/CBRAM, NVDIMM, PCM, 3D XPOINT, NRAM), End-User Industry, and Geography - Global

More information

CISCO 7304 SERIES ROUTER PORT ADAPTER CARRIER CARD

CISCO 7304 SERIES ROUTER PORT ADAPTER CARRIER CARD DATA SHEET CISCO 7304 SERIES ROUTER PORT ADAPTER CARRIER CARD The Cisco 7304 Router, part of the industry-leading Cisco 7000 Series, is optimized to deliver flexible, high-performance IP and Multiprotocol

More information

Embedded Memory Alternatives

Embedded Memory Alternatives EE241 - Spring 2005 Advanced Digital Integrated Circuits Lecture 26: Embedded Memory - Flash Slides Courtesy of Randy McKee, TI Embedded Memory Alternatives Courtesy Randy McKee, TI 2 1 3 4 2 5 SRAM 3

More information