Samsung Exynos 5433 Application Processor

Size: px
Start display at page:

Download "Samsung Exynos 5433 Application Processor"

Transcription

1 Samsung Exynos 5433 Digital Library Circuit Analysis of the GPU 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: chipworks.com

2 Digital Library Circuit Analysis of the GPU 2 Some of the information in this report may be covered by patents, mask and/or copyright protection. This report should not be taken as an inducement to infringe on these rights. Chipworks Inc all rights reserved. Chipworks and the Chipworks logo are registered trademarks of Chipworks Inc. This report is provided exclusively for the use of the purchasing organization. It can be freely copied and distributed within the purchasing organization, conditional upon the accompanying Chipworks accreditation remaining attached. Distribution of the entire report outside of the purchasing organization is strictly forbidden. The use of portions of the document for the support of the purchasing organization's corporate interest (e.g., licensing or marketing activities) is permitted, as defined by the fair use provisions of the copyright act. Accreditation to Chipworks must be attached to any portion of the reproduced information. DLC CYAN Revision 1.0 Published: February 6, 2015

3 Digital Library Circuit Analysis of the GPU 3 Table of Contents 1 Introduction 1.1 Device Naming Conventions Used in this Report 1.2 Device Samples Used for Analysis 1.3 Company Profile 1.4 Executive Summary 1.5 Device Summary 1.6 Executive Overview 2 Device Identification 2.1 SM-N910U Downstream Product 2.2 Exynos 5433 FCBGA Package 2.3 S5E5433A01 Die 3 Standard Cell Library Characteristics 3.1 Samsung S5E5433A01 Characteristics 3.2 Area Percentage Utilization 3.3 Gross and Actual Density 3.4 Track Height 3.5 Sequential Versus Combinatorial 3.6 Scannable Flip-Flops 3.7 Filler Cells 3.8 Power Connections/Switches 3.9 Sample Functional Cells 4 Pareto Chart of Cell Usage 4.1 Functional Cell Usage Overview 5 Standard Cell Naming Conventions 5.1 Naming Conventions Overview 6 Cell Library 6.1 Schematics Overview 7 References 8 Statement of Measurement Uncertainty and Scope Variation About Chipworks

4 Digital Library Circuit Analysis of the GPU 4 List of Figures Figure SM-N910U Smartphone Top Isometric View Figure SM-N910U Smartphone Bottom Isometric View Figure SM-N910U Smartphone Main PCB Top Figure Exynos 5433 PoP on the Main PCB Top Figure Exynos 5433 Package Photograph Top Figure Exynos 5433 Package Photograph Bottom Figure Exynos 5433 Package X-Ray Plan View Figure Exynos 5433 Package X-Ray Close-Up Side View Figure S5E5433A01 Die Photograph Figure S5E5433A01 Die Markings Figure Annotated S5E5433A01 Die Photograph Metal Gate Level Figure Annotated Analyzed Area Metal Gate Level Figure Annotated Standard Cell Library Metal 0 Level Figure Sample of Standard Cell Library Metal 0 Level Figure Standard Cell Library 2 (GPU) Track Height Sample Metal 3 Figure Sample Annotated Scannable Flip-Flop Metal 0 Level Figure GPU Sample Annotated Dummy Metal Gates Metal 0 Layer Figure GPU Sample Dummy Structures Metal 0 Layer Figure Power Connections/Switches in the Digital Library Metal 0 Layer Figure Inverter (INV_22_28) Metal 0 Level Figure Flip-Flop Cell (MFN0F_22_28) Metal 0 Level Figure Input NAND Cell (NAND2_28_20) Metal 0 Level Figure Buffer (BUF_22_28) Metal 0 Level Figure Input NOR Cell (NOR2_20_28) Metal 0 Level Figure Input XOR Cell (XOR2_22_22) Metal 0 Level Figure Functional Cell Usage Pareto Chart Figure Example INV_24_28D2 Layout Figure Example 1 INV_24_28D2 Schematic Figure Example 2 MFN0F_22_28S1 Layout Figure Example 2 MFN0F_22_28S1 Schematic Figure Example 3 AOI12F_24X2_E28 Layout Figure Example 3 AOI12F_24X2_E28 Schematic List of Tables Table S5E5433A01 Component Summary Table Device Summary Table Observed Critical Dimensions Table Functional Cell Usage of the Standard Cell Library Table Naming Convention Examples

5 Digital Library Circuit Analysis of the GPU About Chipworks Patent and Technology Partner to the World s Most Successful Companies For over 20 years, Chipworks has been a trusted patent and technology partner to the world s largest and most successful companies. Business leaders rely on us to help them identify and fully leverage their most valuable patents and provide crucial analysis of high-revenue products in the most competitive, fastest changing technology markets. By combining deep patent and market knowledge with an unmatched ability to analyze the broadest range of technology products we are able to provide the most insightful Patent Intelligence and Competitive Technical Intelligence services in the industry. Contact Chipworks To find out more information about this report, or any other reports in our library, please contact Chipworks at Chipworks 1891 Robertson Road, Suite 500 Ottawa, Ontario K2H 5B7 Canada T F Web site: info@chipworks.com Please send any feedback to feedback@chipworks.com

LG Electronics LG4945 LCD Display Driver IC

LG Electronics LG4945 LCD Display Driver IC LG Electronics LG4945 Basic Functional Analysis 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 chipworks.com Basic Functional Analysis 2 Some of the information in this report

More information

Goodix BD10239A (ASIC Die from the GT1151) Touch Screen Controller ASIC

Goodix BD10239A (ASIC Die from the GT1151) Touch Screen Controller ASIC Goodix BD10239A (ASIC Die from the GT1151) Layout Analysis of Embedded Memory 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 chipworks.com Layout Analysis of Embedded Memory

More information

Apple iphone 6s Fingerprint Sensor

Apple iphone 6s Fingerprint Sensor Apple iphone 6s Basic Package Analysis 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 chipworks.com Basic Package Analysis 2 Some of the information in this report may be covered

More information

Qualcomm MSM8974AC Snapdragon 801 Application Processor

Qualcomm MSM8974AC Snapdragon 801 Application Processor Qualcomm MSM8974AC Snapdragon 801 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 chipworks.com Some of the information in this report may be covered by patents, mask and/or

More information

Samsung Exynos 5250 Dual ARM Cortex -A15 Application Processor

Samsung Exynos 5250 Dual ARM Cortex -A15 Application Processor Samsung Exynos 5250 Dual ARM Cortex -A15 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Some of the information in this report may be covered by patents,

More information

Samsung S6E8AA0A01 Display Driver IC (DDI) Extracted from a Samsung Galaxy S III

Samsung S6E8AA0A01 Display Driver IC (DDI) Extracted from a Samsung Galaxy S III Samsung S6E8AA0A01 (DDI) Extracted from a Samsung Galaxy S III Functional Analysis 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Functional Analysis Some

More information

Texas Instruments OMAP4460BCBS Application Processor

Texas Instruments OMAP4460BCBS Application Processor Texas Instruments OMAP4460BCBS 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Some of the information in this report may be covered by patents, mask, and/or

More information

Qualcomm APQ8064 Avenger Snapdragon S4 Pro Application Processor

Qualcomm APQ8064 Avenger Snapdragon S4 Pro Application Processor Qualcomm APQ8064 Avenger Snapdragon S4 Pro 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Some of the information in this report may be covered by patents,

More information

Qualcomm WCN3660/WCN3680 Wireless Combo Chips

Qualcomm WCN3660/WCN3680 Wireless Combo Chips Qualcomm WCN3660/WCN3680 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Combo Wireless Chips Some of the information in this report may be covered by patents,

More information

Atmel MXT540E Touch Screen Controller

Atmel MXT540E Touch Screen Controller Atmel MXT540E Basic Functional Analysis 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Basic Functional Analysis Some of the information in this report may

More information

Sigma Designs SMP8642 Secure Media Processor

Sigma Designs SMP8642 Secure Media Processor Sigma Designs SMP8642 Advanced Functional Analysis 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Advanced Functional Analysis Some of the information in this

More information

Samsung S5PC210 Exynos 4210 Application Processor

Samsung S5PC210 Exynos 4210 Application Processor Samsung S5PC210 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Some of the information in this report may be covered by patents, mask, and/or copyright protection.

More information

Sony IMX214 Second Generation 13 Mp Exmor RS Stacked BSI CIS with SME-HDR

Sony IMX214 Second Generation 13 Mp Exmor RS Stacked BSI CIS with SME-HDR Sony IMX214 Second Generation 13 Mp Exmor RS Stacked BSI CIS with SME-HDR 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 chipworks.com Some of the information in this report

More information

Motorola Mobility T6VP0XBG-0001 Baseband Processor With FVP0 Die Markings From the Motorola Mobility DROID RAZR and BIONIC Smartphones

Motorola Mobility T6VP0XBG-0001 Baseband Processor With FVP0 Die Markings From the Motorola Mobility DROID RAZR and BIONIC Smartphones Motorola Mobility T6VP0XBG-0001 With FVP0 Die Markings From the Motorola Mobility DROID RAZR and BIONIC Smartphones 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com

More information

Broadcom BCM4335 5G Wi-Fi ac Combo Wireless Chip

Broadcom BCM4335 5G Wi-Fi ac Combo Wireless Chip Broadcom BCM4335 5G Wi-Fi 802.11ac Combo Wireless Chip 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Some of the information in this report may be covered

More information

NXP Semiconductors. HTRC110 HITAG Read/Write IC. Full Circuit Analysis

NXP Semiconductors. HTRC110 HITAG Read/Write IC. Full Circuit Analysis NXP Semiconductors HTRC110 HITAG Read/Write IC Full Circuit Analysis 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613.829.0414 Fax: 613.829.0515 www.chipworks.com Some of the information

More information

Texas Instruments OMAP4430FCBS (with Die Markings F781821F) Application Processor

Texas Instruments OMAP4430FCBS (with Die Markings F781821F) Application Processor Texas Instruments OMAP4430FCBS (with Die Markings F781821F) 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Some of the information in this report may be covered

More information

Micron Technology. MT41K512M8RH Gb DDR3 SDRAM. Circuit Analysis DQ, VDDQ, and VREFDQ I/O Pads

Micron Technology. MT41K512M8RH Gb DDR3 SDRAM. Circuit Analysis DQ, VDDQ, and VREFDQ I/O Pads Micron Technology MT41K512M8RH-125 4 Gb DDR3 SDRAM Circuit Analysis DQ, VDDQ, and VREFDQ I/O Pads 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613.829.0414 Fax: 613.829.0515 www.chipworks.com

More information

RF Micro Devices RF6260 Power Amplifier Module from the Samsung Galaxy S II Smartphone

RF Micro Devices RF6260 Power Amplifier Module from the Samsung Galaxy S II Smartphone RF Micro Devices RF6260 from the Samsung Galaxy S II Smartphone Package Analysis 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Package Analysis Some of the

More information

Broadcom BCM7405 HD Video/Audio System-on-Chip (SoC)

Broadcom BCM7405 HD Video/Audio System-on-Chip (SoC) Broadcom BCM7405 HD Video/Audio System-on-Chip (SoC) For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor technology, please call

More information

Texas Instruments. BQ2025 Single Wire Serial Interface for the Apple Lightning Cable. Full Circuit Analysis

Texas Instruments. BQ2025 Single Wire Serial Interface for the Apple Lightning Cable. Full Circuit Analysis Texas Instruments BQ2025 Single Wire Serial Interface for the Apple Lightning Cable Full Circuit Analysis 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613.829.0414 Fax: 613.829.0515 www.chipworks.com

More information

Comparison of Nine SDRAM Devices. Focused Technology Review

Comparison of Nine SDRAM Devices. Focused Technology Review Comparison of Nine SDRAM Devices 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613.829.0414 www.chipworks.com Some of the information in this report may be covered by patents, mask and/or

More information

Sample Table of Contents

Sample Table of Contents Sample Table of Contents from System-on-Chip (SoC) For any additional technical needs concerning semiconductor and electronics technology, please call Sales at Chipworks. 3685 Richmond Road, Suite 500,

More information

STMicroelectronics L9959T Dual PMOS High-Side H-Bridge

STMicroelectronics L9959T Dual PMOS High-Side H-Bridge STMicroelectronics L9959T 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Some of the information in this report may be covered by patents, mask and/or copyright

More information

Xilinx XC4VLX25-FF668AGQ FPGA. IOB Circuit Analysis

Xilinx XC4VLX25-FF668AGQ FPGA. IOB Circuit Analysis Xilinx XC4VLX25-FF668AGQ FPGA IOB Circuit Analysis For questions, comments, or more information about this report, or for any additional technical needs concerning semiconductor technology, please call

More information

NVIDIA Tegra T20-H-A2 Application Processor TSMC 40 nm Low Power CMOS Process

NVIDIA Tegra T20-H-A2 Application Processor TSMC 40 nm Low Power CMOS Process NVIDIA Tegra T20-H-A2 Application Processor TSMC 40 nm Low Power CMOS Process Structural Analysis 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Structural

More information

STMicroelectronics STM32F103ZET6 32 Bit MCU. Advanced Functional Analysis

STMicroelectronics STM32F103ZET6 32 Bit MCU. Advanced Functional Analysis Advanced Functional Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor technology, please call Sales at Chipworks. 3685

More information

Texas Instruments. XIO2000AI PCI Express to PCI Bus Translation Bridge. PCI Express Interface Circuit Analysis

Texas Instruments. XIO2000AI PCI Express to PCI Bus Translation Bridge. PCI Express Interface Circuit Analysis Texas Instruments XIO2000AI PCI Express to PCI Bus Translation Bridge PCI Express Interface Circuit Analysis For questions, comments, or more information about this report, or for any additional technical

More information

Sony ICX098BL ¼ Inch Optical Format 5.6 µm Pixel Size CCD Image Sensor

Sony ICX098BL ¼ Inch Optical Format 5.6 µm Pixel Size CCD Image Sensor Sony ICX098BL ¼ Inch Optical Format 5.6 µm Pixel Size CCD Image Sensor Substrate Dopant Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning

More information

Marvell. 88SE9123-NAA2 SATA 6 Gb/s RAID Controller. SATA 3.0 Interface Analog Macro Circuit Analysis

Marvell. 88SE9123-NAA2 SATA 6 Gb/s RAID Controller. SATA 3.0 Interface Analog Macro Circuit Analysis Marvell 88SE9123-NAA2 SATA 6 Gb/s RAID Controller SATA 3.0 Interface Analog Macro Circuit Analysis For questions, comments, or more information about this report, or for any additional technical needs

More information

Numonyx JSPCM128A00B85ES 128 Mbit Phase Change Memory 90 nm BiCMOS PCM Process

Numonyx JSPCM128A00B85ES 128 Mbit Phase Change Memory 90 nm BiCMOS PCM Process Numonyx JSPCM128A00B85ES 90 nm BiCMOS PCM Process Structural Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor technology,

More information

Freescale. MCZ33905D5EK SBC Gen2 with CAN High Speed and LIN Interface. Circuit Analysis of Power Management Unit, CAN Interface, and LIN Block

Freescale. MCZ33905D5EK SBC Gen2 with CAN High Speed and LIN Interface. Circuit Analysis of Power Management Unit, CAN Interface, and LIN Block Freescale MCZ33905D5EK SBC Gen2 with CAN High Speed and LIN Interface Circuit Analysis of Power Management Unit, CAN Interface, and LIN Block 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel:

More information

Memjet ML Printhead from the RapidX1 Color Label Printer

Memjet ML Printhead from the RapidX1 Color Label Printer ML210700 Printhead from the RapidX1 Color Label Printer MEMS Process Review 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com MEMS Process Review Some of the

More information

Luxtera PN Silicon CMOS Photonic Chip Freescale 130 nm SOI CMOS Process

Luxtera PN Silicon CMOS Photonic Chip Freescale 130 nm SOI CMOS Process Luxtera PN1000001 Silicon CMOS Photonic Chip Process Review 1891 Robertson Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Process Review Some of the information in this

More information

STMicroelectronics STM32F103ZET6 32 Bit MCU Embedded NOR Flash

STMicroelectronics STM32F103ZET6 32 Bit MCU Embedded NOR Flash 32 Bit MCU Embedded NOR Flash Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor technology, please call Sales

More information

Sony ICX098BL ¼ Inch Optical Format 5.6 µm Pixel Size CCD Image Sensor

Sony ICX098BL ¼ Inch Optical Format 5.6 µm Pixel Size CCD Image Sensor Sony ICX098BL ¼ Inch Optical Format 5.6 µm Pixel Size CCD Image Sensor Custom Imager Process Review For comments, questions, or more information about this report, or for any additional technical needs

More information

QUALCOMM MSM6275 Chipset

QUALCOMM MSM6275 Chipset QUALCOMM MSM6275 Chipset Functional Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor technology, please call Sales

More information

SanDisk Flash Memory Controller. Partial Circuit Analysis

SanDisk Flash Memory Controller. Partial Circuit Analysis SanDisk 20-99-00121-1 Flash Memory Controller Partial Circuit Analysis For questions, comments, or more information about this report, or for any additional technical needs concerning semiconductor technology,

More information

Panasonic Mp, 4.4 µm Pixel Size LiveMOS Image Sensor from Panasonic LUMIX DMC-G1 Micro Four Thirds Digital Interchangeable Lens Camera

Panasonic Mp, 4.4 µm Pixel Size LiveMOS Image Sensor from Panasonic LUMIX DMC-G1 Micro Four Thirds Digital Interchangeable Lens Camera Panasonic 34310 12.1 Mp, 4.4 µm Pixel Size LiveMOS Image Sensor from Panasonic LUMIX DMC-G1 Micro Four Thirds Digital Interchangeable Lens Camera For comments, questions, or more information about this

More information

G 32 Gb NAND Flash Multichip Package Controller Die Internal Voltage Converter and Oscillator

G 32 Gb NAND Flash Multichip Package Controller Die Internal Voltage Converter and Oscillator SanDisk 03433-004G 32 Gb NAND Flash Multichip Package Controller Die Internal Voltage Converter and Oscillator Partial Circuit Analysis For questions, comments, or more information about this report, or

More information

IBM 43E7488 POWER6 Microprocessor from the IBM System 8203-E4A Server

IBM 43E7488 POWER6 Microprocessor from the IBM System 8203-E4A Server 43E7488 from the IBM System 8203-E4A Server Package Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor technology, please

More information

Texas Instruments TMX320TCI6488ZUNV Baseband Processor System on a Chip

Texas Instruments TMX320TCI6488ZUNV Baseband Processor System on a Chip Texas Instruments TMX320TCI6488ZUNV Baseband Processor System on a Chip Structural Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning

More information

Samsung K9GAG08U0M-PCB0 16 Gbit Multi-Level Cell (MLC) 51 nm Process Technology NAND Flash Memory

Samsung K9GAG08U0M-PCB0 16 Gbit Multi-Level Cell (MLC) 51 nm Process Technology NAND Flash Memory Samsung K9GAG08U0M-PCB0 16 Gbit Multi-Level Cell (MLC) 51 nm Process Technology NAND Flash Memory Structural Analysis with Additional Layout Feature Analysis For comments, questions, or more information

More information

AltaSens A5262-4T 4.5 Megapixel CMOS Image Sensor 0.18 µm IBM Process

AltaSens A5262-4T 4.5 Megapixel CMOS Image Sensor 0.18 µm IBM Process AltaSens A5262-4T 4.5 Megapixel CMOS Image Sensor 0.18 µm IBM Process Imager Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning

More information

Sharp NC µm Pixel CCD Image Sensor

Sharp NC µm Pixel CCD Image Sensor Sharp NC9610 1.75 µm Pixel CCD Image Sensor Imager Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor technology,

More information

Texas Instruments TMS320F2812GHHA DSP Embedded Flash Macro Partial Circuit Analysis

Texas Instruments TMS320F2812GHHA DSP Embedded Flash Macro Partial Circuit Analysis October 17, 2005 Texas Instruments TMS320F2812GHHA DSP Embedded Flash Macro Partial Circuit Analysis Table of Contents Introduction... Page 1 List of Figures... Page 5 Device Summary Sheet... Page 11 Flash

More information

Texas Instruments S W Digital Micromirror Device

Texas Instruments S W Digital Micromirror Device Texas Instruments S1076-6318W MEMS Process Review with Supplementary TEM Analysis For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor

More information

Layout Analysis Embedded Memory

Layout Analysis Embedded Memory Sample Report For any additional technical needs concerning semiconductor and electronics technology, please call Sales at Chipworks. 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7, Canada Tel: 613.829.0414

More information

Sharp NC Mp, 1.66 µm Pixel Size CCD Image Sensor

Sharp NC Mp, 1.66 µm Pixel Size CCD Image Sensor Sharp NC9670 10.3 Mp, 1.66 µm Pixel Size CCD Image Sensor Imager Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning semiconductor

More information

Layout Analysis I/O. Analysis from an HD Video/Audio SoC

Layout Analysis I/O. Analysis from an HD Video/Audio SoC Sample Report Analysis from an HD Video/Audio SoC For any additional technical needs concerning semiconductor and electronics technology, please call Sales at Chipworks. 3685 Richmond Road, Suite 500,

More information

Nokia N90 (Toshiba ET8EA3-AS) 2.0 Megapixel CMOS Image Sensor Process Review

Nokia N90 (Toshiba ET8EA3-AS) 2.0 Megapixel CMOS Image Sensor Process Review November 21, 2005 Nokia N90 (Toshiba ET8EA3-AS) 2.0 Megapixel CMOS Image Sensor Process Review For comments, questions, or more information about this report, or for any additional technical needs concerning

More information

Samsung SGH-I987 Galaxy Tablet 7.0. Teardown Report

Samsung SGH-I987 Galaxy Tablet 7.0. Teardown Report Samsung SGH-I987 Galaxy Tablet 7.0 Teardown Report 2 Some of the information in this report may be covered by patents, mask and/or copyright protection. This report should not be taken as an inducement

More information

Matsushita MN2DS0015 System on a Chip for DVD Players 65 nm CMOS Process Structural Analysis

Matsushita MN2DS0015 System on a Chip for DVD Players 65 nm CMOS Process Structural Analysis June 12, 2006 Matsushita MN2DS0015 System on a Chip for DVD Players 65 nm CMOS Process Structural Analysis For comments, questions, or more information about this report, or for any additional technical

More information

Hewlett-Packard HDCS-2000 CMOS Image Sensor Circuit Analysis

Hewlett-Packard HDCS-2000 CMOS Image Sensor Circuit Analysis October 13, 2006 Hewlett-Packard HDCS-2000 CMOS Image Sensor Circuit Analysis Table of Contents Introduction... Page 1 List of Figures... Page 3 Device Summary Sheet... Page 11 Top Level Diagram...Tab

More information

Nan Ya NT5DS32M8BT-6K 256 Mbit DDR SDRAM Structural Analysis

Nan Ya NT5DS32M8BT-6K 256 Mbit DDR SDRAM Structural Analysis May 26, 2004 Nan Ya NT5DS32M8BT-6K 256 Mbit DDR SDRAM Structural Analysis For questions, comments, or more information about this report, or for any additional technical needs concerning semiconductor

More information

Infineon HYB39S128160CT M SDRAM Circuit Analysis

Infineon HYB39S128160CT M SDRAM Circuit Analysis September 8, 2004 Infineon HYB39S128160CT-7.5 128M SDRAM Circuit Analysis Table of Contents Introduction... Page 1 List of Figures... Page 2 Device Summary Sheet... Page 13 Chip Description... Page 16

More information

Micron MT54V512H18EF-10 9Mb QDR SRAM Circuit Analysis

Micron MT54V512H18EF-10 9Mb QDR SRAM Circuit Analysis May 14, 2002 Micron MT54V512H18EF-10 9Mb QDR SRAM Circuit Analysis Table of Contents Introduction... Page 1 List of Figures... Page 4 Device Summary Sheet... Page 12 Top Level Diagram...Tab 1 Data Path...Tab

More information

Canon Digic II CH Digital Image Processor Structural Analysis

Canon Digic II CH Digital Image Processor Structural Analysis March 3, 2005 Canon Digic II CH4-6270 Digital Image Processor Structural Analysis For questions, comments, or more information about this report, or for any additional technical needs concerning semiconductor

More information

Mosel Vitelic (IBM-Siemens) V53C181608K60 1Mx16 CMOS EDO DRAM

Mosel Vitelic (IBM-Siemens) V53C181608K60 1Mx16 CMOS EDO DRAM May 19, 1998 Mosel Vitelic (IBM-Siemens) V53C181608K60 1Mx16 CMOS EDO DRAM Abstract: The Mosel Vitelic V53C181608K60 is a 1Mx16 CMOS DRAM featuring EDO Page Mode Operation, self-refresh, hidden refresh

More information

LG Semicon GM71C17400BJ6 16M DRAM Circuit Analysis Report

LG Semicon GM71C17400BJ6 16M DRAM Circuit Analysis Report July 31, 1997 Table of Contents LG Semicon GM71C17400BJ6 16M DRAM Circuit Analysis Report List of Figures...Page 1 Introduction...Page 6 Device Summary Sheet... Page 7 Chip Description...Page 9 Top Level

More information

APPLICATION NOTE. Gate Count Capacity Metrics for FPGAs. Introduction. Maximum Logic Gates

APPLICATION NOTE. Gate Count Capacity Metrics for FPGAs. Introduction. Maximum Logic Gates APPLICATION NOTE Gate Count Capacity Metrics for FPGAs XAPP 059 Feb. 1, 1997 (Version 1.1) Application Note Summary Three metrics are defined to describe FPGA device capacity: Maximum Logic Gates, Maximum

More information

Digital Logic Gates. Features. General Description. Input/Output Connections. When to Use a Logic Gate. Input 1. Input 2. Inputs 3-8 * 1.

Digital Logic Gates. Features. General Description. Input/Output Connections. When to Use a Logic Gate. Input 1. Input 2. Inputs 3-8 * 1. 1.0 Features Industry-standard logic gates Configurable number of inputs up to 8 Optional array of gates General Description Logic gates provide basic boolean operations. The output of a logic gate is

More information

Memory in Digital Systems

Memory in Digital Systems MEMORIES Memory in Digital Systems Three primary components of digital systems Datapath (does the work) Control (manager) Memory (storage) Single bit ( foround ) Clockless latches e.g., SR latch Clocked

More information

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)

ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS) ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS) Objective Part A: To become acquainted with Spectre (or HSpice) by simulating an inverter,

More information

Memory in Digital Systems

Memory in Digital Systems MEMORIES Memory in Digital Systems Three primary components of digital systems Datapath (does the work) Control (manager) Memory (storage) Single bit ( foround ) Clockless latches e.g., SR latch Clocked

More information

UNIT 4 INTEGRATED CIRCUIT DESIGN METHODOLOGY E5163

UNIT 4 INTEGRATED CIRCUIT DESIGN METHODOLOGY E5163 UNIT 4 INTEGRATED CIRCUIT DESIGN METHODOLOGY E5163 LEARNING OUTCOMES 4.1 DESIGN METHODOLOGY By the end of this unit, student should be able to: 1. Explain the design methodology for integrated circuit.

More information

Memory in Digital Systems

Memory in Digital Systems MEMORIES Memory in Digital Systems Three primary components of digital systems Datapath (does the work) Control (manager) Memory (storage) Single bit ( foround ) Clockless latches e.g., SR latch Clocked

More information

Maximizing Logic Utilization in ex, SX, and SX-A FPGA Devices Using CC Macros

Maximizing Logic Utilization in ex, SX, and SX-A FPGA Devices Using CC Macros Application Note AC201 Maximizing Logic Utilization in ex, SX, and SX-A FPGA Devices Using CC Macros Table of Contents Introduction................................................ 1 SX and Related Architectures.......................................

More information

Exploring Logic Block Granularity for Regular Fabrics

Exploring Logic Block Granularity for Regular Fabrics 1530-1591/04 $20.00 (c) 2004 IEEE Exploring Logic Block Granularity for Regular Fabrics A. Koorapaty, V. Kheterpal, P. Gopalakrishnan, M. Fu, L. Pileggi {aneeshk, vkheterp, pgopalak, mfu, pileggi}@ece.cmu.edu

More information

Systems Programming. Lecture 2 Review of Computer Architecture I

Systems Programming.   Lecture 2 Review of Computer Architecture I Systems Programming www.atomicrhubarb.com/systems Lecture 2 Review of Computer Architecture I In The Book Patt & Patel Chapter 1,2,3 (review) Outline Binary Bit Numbering Logical operations 2's complement

More information

Electronic Engineering Part 1 Laboratory Experiment. Digital Circuit Design 1 Combinational Logic. (3 hours)

Electronic Engineering Part 1 Laboratory Experiment. Digital Circuit Design 1 Combinational Logic. (3 hours) Electronic Engineering Part 1 Laboratory Experiment Digital Circuit Design 1 Combinational Logic (3 hours) 1. Introduction These days most signal processing is done digitally. Electronic signals (representing

More information

Cell Libraries and Design Hierarchy. Instructor S. Demlow ECE 410 February 1, 2012

Cell Libraries and Design Hierarchy. Instructor S. Demlow ECE 410 February 1, 2012 Cell Libraries and Design Hierarchy Instructor S. Demlow ECE 410 February 1, 2012 Stick Diagrams Simplified NAND Layout Simplified NOR Layout Metal supply rails blue n and p Active green Poly gates red

More information

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES 1 Learning Objectives 1. Explain the function of a multiplexer. Implement a multiplexer using gates. 2. Explain the

More information

Chapter 6. CMOS Functional Cells

Chapter 6. CMOS Functional Cells Chapter 6 CMOS Functional Cells In the previous chapter we discussed methods of designing layout of logic gates and building blocks like transmission gates, multiplexers and tri-state inverters. In this

More information

MEMORIES. Memories. EEC 116, B. Baas 3

MEMORIES. Memories. EEC 116, B. Baas 3 MEMORIES Memories VLSI memories can be classified as belonging to one of two major categories: Individual registers, single bit, or foreground memories Clocked: Transparent latches and Flip-flops Unclocked:

More information

UG-303. I 2 S Output MEMS Microphone Flex Evaluation Board

UG-303. I 2 S Output MEMS Microphone Flex Evaluation Board I S Output MEMS Microphone Flex Evaluation Board UG-0 GENERAL DESCRIPTION This user guide applies to the following MEMS microphone evaluation boards: EV_INMP-FX EV_ICS--FX These are simple evaluation boards

More information

Packaging of Selected Advanced Logic in 2x and 1x nodes. 1 I TechInsights

Packaging of Selected Advanced Logic in 2x and 1x nodes. 1 I TechInsights Packaging of Selected Advanced Logic in 2x and 1x nodes 1 I TechInsights Logic: LOGIC: Packaging of Selected Advanced Devices in 2x and 1x nodes Xilinx-Kintex 7XC 7 XC7K325T TSMC 28 nm HPL HKMG planar

More information

3. Implementing Logic in CMOS

3. Implementing Logic in CMOS 3. Implementing Logic in CMOS 3. Implementing Logic in CMOS Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 27 September, 27 ECE Department,

More information

CLIENT USER GUIDE Version 1.0 Page 1

CLIENT USER GUIDE Version 1.0 Page 1 CLIENT USER GUIDE Version 1.0 Page 1 DISCLAIMER CATALYST IT Solutions (Pvt.) Limited 403, 4 th Floor, Al-Rehman Center, Block 7/8 KCHS Shahra-e-Faisal Karachi. Postal Code 75350 Pakistan Tel: +92-21-3431-6242,

More information

Atmel Exploits FPGA Flexibility in Application Development for Customizable Microcontroller-based Systems Peter Bishop, Atmel Corporation 22-Dec-2008

Atmel Exploits FPGA Flexibility in Application Development for Customizable Microcontroller-based Systems Peter Bishop, Atmel Corporation 22-Dec-2008 Atmel Exploits Flexibility in Application Development for Customizable Microcontrollerbased Peter Bishop, Atmel Corporation 22Dec2008 Introduction Designing an embedded microcontrollerbased system poses

More information

Continuing Moore s law

Continuing Moore s law Continuing Moore s law MARK BOHR INTEL SENIOR FELLOW, TECHNOLOGY AND MANUFACTURING GROUP DIRECTOR, PROCESS ARCHITECTURE AND INTEGRATION SEPTEMBER 19, 2017 Legal Disclaimer DISCLOSURES China Tech and Manufacturing

More information

EGCP 1010 Digital Logic Design (DLD) Laboratory #6

EGCP 1010 Digital Logic Design (DLD) Laboratory #6 EGCP 11 Digital Logic Design (DLD) Laboratory #6 Four by Four (4 x 4) Sorting Stack Prepared By: Alex Laird on October 1st, 2 Lab Partner: Ryan Morehart Objective: The goal of this laboratory is to expose

More information

Release Highlights for BluePrint 5.1

Release Highlights for BluePrint 5.1 Release Highlights for BluePrint 5.1 Introduction BluePrint Release 5.1 is the latest in customer driven releases. All new features and enhancements were requested by existing customers. Over the preceding

More information

Xilinx DSP. High Performance Signal Processing. January 1998

Xilinx DSP. High Performance Signal Processing. January 1998 DSP High Performance Signal Processing January 1998 New High Performance DSP Alternative New advantages in FPGA technology and tools: DSP offers a new alternative to ASICs, fixed function DSP devices,

More information

QUESTION BANK FOR TEST

QUESTION BANK FOR TEST CSCI 2121 Computer Organization and Assembly Language PRACTICE QUESTION BANK FOR TEST 1 Note: This represents a sample set. Please study all the topics from the lecture notes. Question 1. Multiple Choice

More information

BUILDING BLOCKS OF A BASIC MICROPROCESSOR. Part 1 PowerPoint Format of Lecture 3 of Book

BUILDING BLOCKS OF A BASIC MICROPROCESSOR. Part 1 PowerPoint Format of Lecture 3 of Book BUILDING BLOCKS OF A BASIC MICROPROCESSOR Part PowerPoint Format of Lecture 3 of Book Decoder Tri-state device Full adder, full subtractor Arithmetic Logic Unit (ALU) Memories Example showing how to write

More information

Graphics: Alexandra Nolte, Gesine Marwedel, Universität Dortmund. RTL Synthesis

Graphics: Alexandra Nolte, Gesine Marwedel, Universität Dortmund. RTL Synthesis Graphics: Alexandra Nolte, Gesine Marwedel, 2003 Universität Dortmund RTL Synthesis Purpose of HDLs Purpose of Hardware Description Languages: Capture design in Register Transfer Language form i.e. All

More information

Lab 2. Standard Cell layout.

Lab 2. Standard Cell layout. Lab 2. Standard Cell layout. The purpose of this lab is to demonstrate CMOS-standard cell design. Use the lab instructions and the cadence manual (http://www.es.lth.se/ugradcourses/cadsys/cadence.html)

More information

Gate level or structural modeling

Gate level or structural modeling Gate level or structural modeling Prerequisites Functioning of basic logic gates and basic understanding of Verilog coding is required. You are suggested to complete the previous unit before starting this

More information

eproduct Designer A Simple Design and Simulation Tutorial

eproduct Designer A Simple Design and Simulation Tutorial eproduct Designer A Simple Design and Simulation Tutorial Written by Bahram Dahi Fall 2003 Updated Spring 2007 Dashboard Project management tool 1. In the main window, click on the File menu and select

More information

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010

ECE 2030B 1:00pm Computer Engineering Spring problems, 5 pages Exam Two 10 March 2010 Instructions: This is a closed book, closed note exam. Calculators are not permitted. If you have a question, raise your hand and I will come to you. Please work the exam in pencil and do not separate

More information

Technology Dependent Logic Optimization Prof. Kurt Keutzer EECS University of California Berkeley, CA Thanks to S. Devadas

Technology Dependent Logic Optimization Prof. Kurt Keutzer EECS University of California Berkeley, CA Thanks to S. Devadas Technology Dependent Logic Optimization Prof. Kurt Keutzer EECS University of California Berkeley, CA Thanks to S. Devadas 1 RTL Design Flow HDL RTL Synthesis Manual Design Module Generators Library netlist

More information

IC0534KB LF534KB (ROHS)

IC0534KB LF534KB (ROHS) IC0534KB LF534KB (ROHS) 1 PORT EPP/ECP PARALLEL PORT FOR UNIVERSAL PCI / PCI-X BUS UNIVERSAL PCI PARALLEL PORT I/O CARD INSTALLATION MANUAL HIGH-PERFORMANCE I/O CARD FAMILY This document describes the

More information

Combinational Circuits

Combinational Circuits Combinational Circuits Jason Filippou CMSC250 @ UMCP 06-02-2016 ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 1 / 1 Outline ason Filippou (CMSC250 @ UMCP) Circuits 06-02-2016 2 / 1 Hardware design

More information

Chapter 5: ASICs Vs. PLDs

Chapter 5: ASICs Vs. PLDs Chapter 5: ASICs Vs. PLDs 5.1 Introduction A general definition of the term Application Specific Integrated Circuit (ASIC) is virtually every type of chip that is designed to perform a dedicated task.

More information

ECE 331: N0. Professor Andrew Mason Michigan State University. Opening Remarks

ECE 331: N0. Professor Andrew Mason Michigan State University. Opening Remarks ECE 331: N0 ECE230 Review Professor Andrew Mason Michigan State University Spring 2013 1.1 Announcements Opening Remarks HW1 due next Mon Labs begin in week 4 No class next-next Mon MLK Day ECE230 Review

More information

FPGA Programming Technology

FPGA Programming Technology FPGA Programming Technology Static RAM: This Xilinx SRAM configuration cell is constructed from two cross-coupled inverters and uses a standard CMOS process. The configuration cell drives the gates of

More information

UNIT 6 CIRCUIT DESIGN

UNIT 6 CIRCUIT DESIGN UNIT 6 CIRCUIT DESIGN 1 2 HIERARCHY DESIGN CMOS LOGIC CIRCUIT DESIGN Learning outcomes FOR HIERARCHY DESIGN Student should be able to: Define hierarchy design. Explain the levels of hierarchical design.

More information

Take a Confident Step towards Migration to Microsoft Skype for Business

Take a Confident Step towards Migration to Microsoft Skype for Business Migration Service for Microsoft Skype for Business Take a Confident Step towards Migration to Microsoft Skype for Business Know Your Unified Communications Environment before and after Migration Microsoft

More information

Digital VLSI Testing Prof. Santanu Chattopadhyay Department of Electronics and EC Engineering India Institute of Technology, Kharagpur.

Digital VLSI Testing Prof. Santanu Chattopadhyay Department of Electronics and EC Engineering India Institute of Technology, Kharagpur. Digital VLSI Testing Prof. Santanu Chattopadhyay Department of Electronics and EC Engineering India Institute of Technology, Kharagpur Lecture 05 DFT Next we will look into the topic design for testability,

More information