# INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

Size: px
Start display at page:

Transcription

1 INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad Course Name : DIGITAL LOGIC DESISN Course Code : AEC020 Class : B Tech III Semester Branch : CSE Academic Year : COMPUTER SCIENCE AND ENGINEERING TUTORIAL QUESTIONBANK Course Coordinator : Mr. K.Ravi, AssistantProfessor,ECE Course Faculty : Ms. L.Sruthi, Assistant Professor, ECE Ms. V.Bindusree, Assistant Professor, ECE Ms. J.Swetha, Assistant Professor, ECE Ms. Shreyaverma, Assistant Professor, ECE COURSE OBJECTIVES: The course should enable the students to: S.No I II III IV Description Familiarize the basic concept of number systems, Boolean algebra principles and minimization techniques for Boolean algebra. Analyze Combination logic circuit and sequential logic circuits such as multiplexers, adders, decoders flip-flops and latches about synchronous and asynchronous sequential logic circuits. Impart the basic understanding of memory organization, ROM, RAM, PLA and PAL. COURSE LEARNING OUTCOMES: Students, who complete the course, will have demonstrated the ability to do the following: AEC the basic concept of number systems, binary addition and subtraction for digital systems. AEC Explain 2 s complement representation and implement binary subtraction using 1 s and 2 s complements. AEC Discuss about digital logic gates, error detecting and correcting codes for digital systems. AEC Describe the importance of SOP and POS canonical forms with examples. AEC Describe minimization techniques and other optimization techniques for Boolean formulas in general and digital circuits. AEC Evaluate Boolean algebra expressions by minimizing algorithms like sop and pos using Boolean Postulates and theorems. AEC AEC AEC AEC Solve various Boolean algebraic functions using Karnaugh map and Tabulation Method. bi-stable elements and different type s combinational logic circuits. Analyze the design procedures of Sequential logic circuits with the help of registers Discuss the concept of flip flops and latches by using sequential logic circuits.

2 AEC AEC AEC AEC AEC AEC Differentiate combinational logic circuits with sequential logic circuits along with examples. the concept of memory organization, read only memory and random access memory. Discuss and implement combinational and sequential logic circuits using PLA and PLDs. Explain the concept of memory hierarchy in terms of capacity and access time. Explain about Synchronous and Asynchronous Sequential Circuits: Reduction of state tables for Mealy and Moore machines Discuss about various memory concepts with respect to temporary and permanent memory organizations. S. No Question TUTORIAL QUESTION BANK Blooms Taxonomy Level Course learning Outcome UNIT I NUMBERS SYSTEMS AND CODES PART-A(Short Answer Questions) Write short notes on binary number systems? Discuss 1 s and 2 s complement methods of subtraction? Discuss octal number system? 4. Discuss about BCD code? Solve If (3) 6 +(2) 2 =(y) 4 then find y? Write a short note on four bit BCD codes? Explain the specialty of unit distance code? State where they are used? Write a short note on error correcting codes? Solve (127) 8 to all number systems? Discuss what a logic design is and what do u mean by positive logic system? 1 Convert (4085) 8 into base-5? Convert (4085) 8 into base-3? Write the steps involved in unsigned binary subtraction using complements with examples? Explain the addition of two signed binary number along with examples? 1 Differentiate between binary code and BCD code? 1 Solve subtraction between 9-5 using xs-3? 1 Convert (4085)9 into base-4? 1 Convert to octal equivalent and hexadecimal equivalent? 1 Convert the octal numbers into binary, decimal and Hexadecimal numbers (45)octal,(32)octal? 20. Convert the following Hexadecimal numbers to their De equivalent EAF1? PART-B(Long Answer Questions) (a) Solve the subtraction with the following unsigned binary numbers by taking the 2 s complement of the subtrahend: i ii (b) Construct a table for weighted code and write 2421 using this code.write short notes on binary number systems.

3 (a) Solve arithmetic operation indicated below. Follow signed bit notation: i ii (b) Explain the importance of gray code? Solve ( ) 10 using 10's complement? 4. Explain about self-complemented codes? Solve (a) Divide by , (b) Given that (292) 10 =(1204) b determine `b' Differentiate between BCD code and 2421 code and XS-3 code? Solve the following, a) Find ( ) using 9's complement. b) Show the weights of three different 4 bit self-complementing codes whose only negative weight is - 4 and write down number system from 0 to Solve ( ) 10 using 9's complement with XS-3? State using XS-3? Solve the following numbers, (a) Add by (b) Given that (542) 6 =(b) 4 determine `b' 1 Solve, (a) What is the gray code equivalent of the Hex Number3A7 (b) Find 9's complement (2639) 10 Apply the representation of +65 and -65 in sign magnitude Sign 1 s complement and sign 2 s complement representation? State different ways for representing the signed binary numbers? Solve addition and subtraction of (456) 2 and (341) 2 using BCD and XS-3? 1 Define weighted codes and non weighted codes with examples? Remember CAEC Explain what do you mean by error detecting and correcting codes? 1 Illustrate the rules for XS3 addition and subtraction? 1 Explain error occurred in the data transmission can be detected using parity bit? 1 Solve addition between 95 and 62 using BCD and XS-3Method? 20. Solve subtraction 67 and 73 using BCD and Xs-3 Method? PART-C(Problem Solving Critical Thinking Questions) Solve Subtraction and Addition 617 and 732 using BCD andxs- 3 Method? Convert the octal numbers into binary, decimal, BCD and Hexadecimal numbers (36) 8,(45) 8,(23) 8,(48) 8. Solve Subtraction and Addition 4327 and 1562 using BCD andxs-3 Method? 4. Find transmitted 11 bits for when hamming code is used? Explain in brief about weighted and non weighted codes? Remember CAEC020.1 write the octal representation of the following fractional numbers:(0.5)d,(5)d,(333)d,(875)d,(125)d,(666)d. CAEC020.1 Find the illegal representation in the following: (120A)d,( )BCD, (0208)octal, ( )b, (GC0A)h.

4 Convert the binary number to hexadecimal number: i , ii Convert the hexadecimal number to binary number: 0x5A9F, 42D by two examples that two s compliment of a number taken twice returns the original number? CAEC020.1 CAEC020.1 CAEC020.1 UNIT II BOOLEAN ALGEBRA AND GATE LEVEL MINIMIZATION PART-A(Short Answer Questions) Define K-map? Name its advantages and disadvantages? Define Implicant, prime Implicant and Essential prime Implicant? Define Consensus Theorem? 4. Describe types of minimization techniques? Summarize the Boolean function x yz + x yz + xy z + xy z using K-map? Explain three variable k-map with example? Solve AB 1 +BC+CA=AB+BC Design the two graphic symbols for NAND gate? Design the two graphic symbols for NOR gate? Summarize the Boolean function x yz + x yz + xy z + xy z without using K- map? 1 Explain the properties of EX-OR gate? Solve any three bit function and implement it with AND-OR INVRET gates? Solve the following Boolean function using K-map a) ABC l + A l BC +AB Solve the following using NAND gates? a) (A+B)(C+D) b) A.B+CD(AB I +CD) 1 Sketch the following equation using k-map and realize it using NAND gate? Y= m(4,5,8,9,11,12,13,15) 16 Solve Y=AB I +CD+(A I B+C I D I ) using NAND gate? 17 State that AND-OR network is equivalent to NAND-NAND network? 18 Show both NAND and NOR gates are called Universal gates? 19 Sketch the following logic function using k-map and implement it using logic gates? Y(A,B,C,D)= m(0,1,2,3,4,7,8,9,10,11,12,14) 20 Summarize the rules and limitations of K-map simplification? 21 Analyze the steps for simplification of POS expression? PART-B(Long Answer Questions) A combinational circuit has 4 inputs(a,b,c,d) and three outputs(x,y,z)xyz represents a binary number whose value equals the number of 1's at the input (i) state the min term expansion for the X,Y,Z (ii). state the max term expansion for the Y and Z Minimize the following function using K-map. F (A, B, C, D) = m (1,3,5,7,9,10,11,12,15) Minimize the following function using K-map f = m(1,2,3,5,12,13,15)

5 4. Design BCD to Gray code converter and realize using logic gates? Design all logic gates using NAND gate? compile the following expression using Karnaugh map (B ll A +A ll B + AB ll ) Design a circuit with three inputs (A, B, C) and two outputs(x, Y) where the outputs are the binary count of the number of ON"(HIGH) inputs? Implement the INVERTER gate, OR gate and AND gate using NAND gate, NOR gate? Design a circuit with four inputs and one output where the output is 1 if the input is divisible by 3 or 7? Implement Half adder using 4 NAND gates? 1 Implement the Boolean function F = AB + CD + E using NAND gates only? Summarize the Boolean function F(w, x, y, z) = Σ(1, 3, 7, 11,15) + Σd(0. 2, 5) Implement following expression f= a+b+c in to canonical SOP and convert it to pos using k-map? Implement following expression f= abc in to canonical POS and convert it to SOP using k-map? 1 Identify all the prime implicants and essential prime implicants of the following functions using k- map F = Σm (0, 1, 2, 3, 4,10, 11, 14, 15) 1 Identify all the prime implicants and essential prime implicants of the following functions Using k- map. F(A,B,C,D) = Σm(0,1,2,5,6,7,8,9,10,13,14,15). 1 Identify all the prime implicants and essential prime implicants of the following functions Using k- map. F(A,B,C) = Σm(0,1,2,6,7).+ d(3,5) 1 Design alternate symbols for all the gates? 1 Design all the logic gates using NOR gate? 20. Identify all the prime implicants and essential prime implicants of the following functions Using k- map. F(A,B,C,D) = πm(0,1,2,5,6,7,8,9,10,13,14,15). PART-C(Problem Solving Critical Thinking Questions) Use De-Morgan theorem to simplify F=(A+B+C.D.E) 1. State that for constructing XOR from NANDs we need four NAND gates? Convert A.B.C+A.D expression into standard SOP format? 4. Convert (A+B+C).(A+D) expression into standard POS format? Construct XOR and XNOR from NAND and NOR gates? Construct SOP expression and POS expression for a four input NAND gate? and explain five variable k-maps with an example? Find the logic function F=(AB+BC+E) 1 using AND-OR two level realization? Design a 5-variable k-map. F(A,B,C,D,E)=πM(0,1,2,5,6,7,8,9,10,13,14,15,17,19,20).πd(3,25,28,30,31) 10 Design a 5-variable k-map. F(A,B,C,D,E)= m(0,1,2,5,6,7,8,9,10,17,19,20)+ d(3,12,15,18, 25,28,30,31)

7 1 Summarize the following Boolean function using 8:1 mux F(A,B,C,D)=πM(0,3,5,8,9,10,12,14) 1 Design and implement a full adder circuit using a 3:8 decoder? 1 Design Full Subtractor using NAND gates? 1 Design FullSubtractor using NOR gates? 1 Design Full Adder using NOR gates? 20. Design 4 input Priority Encoder? Remember CAEC020.8 PART-C(Problem Solving Critical Thinking Questions -CIE-I) Design a combinational logic circuit that produces the product of 2 binary number of following function A=(A 1,A 0 )*B=(B 1, B 0 ) Solve the function using multiplexer F(x,y,z)= (0,2,6,7) A combinational circuit has 4 inputs(a,b,c,d) and three outputs(x,y,z)xyz represents a binary number whose value equals the number of 1's at the input: Remember CAEC020.8 i. Find the minterm expansion for the X,Y,Z ii. Find the maxterm expansion for the Y and Z Design a combinational logic circuit with 4 inputs A, B, C, D. The output Y goes High if and only if A and C inputs go High. 4. i. Draw the truth table. ii. Minimize the Boolean function using K-map. iii. Draw the circuit diagram? Design a logic circuit to convert excess-3 code to BCD code? Design a logic circuit to convert BCD code to XS-3 code? PART-C(1)( Problem Solving Critical Thinking Questions -CIE-II) Design a multiple circuit to multiply the following binary number A=A 0 A 1 A 2 A 3 and B=B 0 B 1 B 2 B 3 using required number of binary parallel adders? Solve the following Boolean functions using decoder and OR gates: F 1 (A,B,C,D)= (2,4,7,9) F 2 (A,B,C,D)= (10,13,14,15) Solve the following Boolean functions using decoder and OR gates: F 1 (A,B,C,D)= (3,5,6,8) F 2 (A,B,C,D)= (11,12,13,15) Solve the following Boolean function using 8:1multiplexer F(A,B,C,D)= m(1,3,5,7,8,9,0,2,13) CAEC Solve the following Boolean function using 8:1 de- multiplexer F(A,B,C,D)= m(1,3,5,7,8,9,0,2,10,12,13) CAEC020.8 UNIT-IV DESIGN OF SEQUENTIAL CIRCUITS PART-A(Short Answer Questions) Differentiate combinational and sequential logic circuits? Remember CAEC020.9 Explain basic difference between a shift register and counter? Remember CAEC020.9 Illustrate applications of shift registers? 4. Define bidirectional shift register? Differentiate Flip-flop and latch? 2 Define Counter? Classify the basic types of counters? Differentiate the advantages and disadvantages of ripple counters? Describe the applications of Counters? 2

8 Design D-latch using NAND? 1 Design and explain gated latch logic diagram? 2 Define race around condition? How it can be avoided? Remember CAEC020.8 Convert the following JK Flip Flop to using, i) SR ii) T iii) D Convert the following SR Flip-Flop to using, i) JK ii) D iii) T 1 Explain what is a synchronous latch? 1 Construct a latch using universal gates? 1 Explain what do you mean a stable state? 2 1 Define a Flip-Flop? 1 Define applications of Flip-Flops? 20. Explain what is meant by clocked flip-flop? PART-B(Long Answer Questions) Explain the design of Synchronous Sequential circuit with an example? Remember CAEC020.9 Write short notes on shift register? Mention its application along with the Serial Transfer in 4-bit shift Registers? Remember CAEC020.9 Explain about Binary Ripple Counter? What is MOD counter? 4. Define BCD Counter and Draw its State table for BCD Counter? Explain the state reduction and state assignment in designing sequential circuit. Consider one example in the above process? Design a sequential circuit with two D flip-flops A and B. and one input x. When, x=0, the state of the circuit remains the same. When, x=1, the circuit goes through the state transition from 00 to 11 to 11 to 10 back to 00.andrepeats? Design a Modulo-12 up Synchronous counters using T-Flip Flops and draw the Circuit diagram for synchronous mod-12 counter? Explain the Ripple counter design. Also the decade counters design? Design a 3 bit ring counter? Discuss how ring counters differ from twisted ring counter? Design a Johnson counter? 1 Design Johnson counters and state its advantages and disadvantages? Explain with the help of a block diagram, the basic components of a Sequential Circuit? Explain about RS and JK flip-flops with functional diagram and truth tables? Define T Flip-flop with the help of a logic diagram and characteristic table? 1 Define Latch. Explain about Different types of Latches in detail? 1 Define JK Flip-flop with the help of a logic diagram and characteristic table? 1 List the characteristic equations for RS,JK,T and data Flip- Flops? Construct the transition table for the following flip-flops 1 i) SRFF ii) ii) DFF 1 Describe the steps involved in design of asynchronous sequential circuit in detail with an example? 20. Differentiate Synchronous and Asynchronous counters?

9 PART-C(Problem Solving Critical Thinking Questions) Explain the JK and Master slave Flip-flop? Give its timing waveform? A sequential circuit has 3 flip-flops, A,B and C and one input,x it is described by the following flip flop input functions? D A =(BC I +B I C)x+(BC+B I C I )x I D B =A, D C =B i) Derive the state table for circuit ii) Draw two state diagrams: One for x=0 and for x=1 Design and implement 4-bit binary counter (using D flip flops)which counts all possible odd numbers only? 4. Design Moore Machine and draw state diagram and assignment? Remember CAEC Design Mealy Machine and draw state diagram and assignment? Remember CAEC Design a MOD-5 synchronous counter using flip flops and implement it? Also draw the timing diagram? Remember CAEC Design a Ring counter using JK flip-flop? Design a Twisted Ring counter using JK flip-flop? Design MOD5 up and Down counter? Remember CAEC UNIT-V MEMORY PART-A(Short Answer Questions) Explain what is PROM? 4 Explain in detail about RAM and types of RAM? 4 Illustrate the features of a ROM cell? 4 4. Explain in detail about ROM and types of ROM? 4 Explain is ROM is volatile Memory? 4 Describe what is meant by memory expansion? Mention its limits? 4 List a note on magnetic tape? 4 State the advantages and disadvantages of magnetic tape and Magnetic disk? 5 Differentiate static and dynamic RAM? 5 Explain what is the use of cache memory? 4 Design and explain the following mapping techniques of cache: 1 a) Direct mapping 5 b) Associative mapping Explain different replacement algorithms in detail? 4 Explain what is EPROM? 5 Differentiate between PROM and EPROM? 4 1 Explain what is EEPROM? 5 1 Explain what is PLA? Explain types of Programmable logic devices with examples? 4 1 Explain the capacity of Programmable logic array specified in memory unit? 5 1 Explain what are Programmable logic devices and explain in brief? 4 1 Explain PLA with the help of block diagram? Explain the advantage of PROM over PLD? 4 PART-B(Long Answer Questions) List How many address bits are needed to operate a 2 K *8 ROM? 5 Construct a logic functional diagram of memory cell? 5

10 Differentiate Static RAM cell with Dynamic RAM cell with functional diagrams? 5 4. Explain the read and write operations of Random access memory and how can it perform? 4 Explain the operation of DRAM with suitable functional diagram and examples? 5 Construct the signals of a 32*8 RAM with control input. Show the external connections necessary to have a 128*8 RAM using 4 decoder and replication of this RAM? Implement 2-bit squaring time no of address lines and data lines used in ROM? 6 Implement 2-bit multiplication time no of address lines and data lines used in ROM? 4 Explain two ways set associative mapping and four way set associative mapping techniques with an example for each? 5 Explain how a program gets executed faster using a cache memory? 4 1 Design a BCD to Excess-3 code converter and implement using suitable PLA? 5 Construct the block diagram of PLA. Which are the teams programmable? How inverter is useful in PLA construction atthe 4 output? Sketch the PLA program table for the four Boolean functions. Minimize the number of product terms? A(x,y,z)= (0,1,3,5) 5 B(x,y,z)= (2,6) C(x,y,z)= (1,2,3,5,7) D(x,y,z)= (0,1,6) Sketch a PLA circuit to implement the logic functions A I BC+AB C+AC I and A I B I C I +BC. 4 1 Explain in detail about various cache memory organizations? 6 1 Sketch the ROM for the four Boolean functions. Minimize the number of product terms? A(x,y,z)= (1,2,4,7) B(x,y,z)= (0,1,3,5,6) 5 C(x,y,z)= (0,2,4,5,7) D(x,y,z)= (3,5,6,7) 1 Explain the techniques used to perform the write operations in cache memory? 5 1 Explain in detail about the operation of Static RAM cell? 5 1 Differentiate PAL with PLA with following examples? Memory hierarchy design is based on the principle of Locality of reference. Explain the principle? 5 PART-C(Problem Solving Critical Thinking Questions) Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? F 1 (A,B,C)= (0,1,2,4) 5 F 2 (A,B,C)= (0,5,6,7) Design 1k*8 RAM using two 1k*4 IC? 5 Solve 2048*8 memories using 256*8 memory chip.also show the memory address associated with each memory chip? 4 4. Calculate the utilization factor of tape, if the gap length is 0.5in, the storage density S=3000 bytes/in and data storage capacity is 6kbytes? 5

11 A two way set associative cache memory uses block of four words. The cache accommodates a total of 2048 words from main memory. The main memory size is128k*32 i. Find how many bits are there in tag index, block and word field of address format? ii. Find the size of cache memory? Solve the following multi Boolean function using 3*4*2 PLA PLD? F 1 (a 2, a 1, a 0 )= m(0,1,3,5) F 2 (a 2, a 1, a 0 )= m(3,5,7) Design and implement 3-bit binary to gray code converter using PLA? Calculate the average access time of memory for a computer with cache access time of 100ns,a main memory access of1000ns and a hit ratio is 0.9? A direct mapped cache has the following parameters: cache size=1k words, Block size=128 words and main memory size is 64 k words. Find the number of bits in TAG, WORD and BLOCK in main memory address? Design a combinational circuit using PLA. The circuit accepts3- bit number and generates an output binary number equal to square of input number? CAEC CAEC CAEC CAEC CAEC CAEC HOD,CSE.

### INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500 043 COMPUTER SCIENCE AND ENGINEERING TUTORIAL QUESTION BANK Name : DIGITAL LOGIC DESISN Code : AEC020 Class : B Tech III Semester

### VALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur-603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6302 DIGITAL ELECTRONICS YEAR / SEMESTER: II / III ACADEMIC YEAR: 2015-2016 (ODD

### R10. II B. Tech I Semester, Supplementary Examinations, May

SET - 1 1. a) Convert the following decimal numbers into an equivalent binary numbers. i) 53.625 ii) 4097.188 iii) 167 iv) 0.4475 b) Add the following numbers using 2 s complement method. i) -48 and +31

### VALLIAMMAI ENGINEERING COLLEGE

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY & COMPUTER SCIENCE AND ENGINEERING QUESTION BANK II SEMESTER CS6201- DIGITAL PRINCIPLE AND SYSTEM DESIGN

### VALLIAMMAI ENGINEERING COLLEGE

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY QUESTION BANK Academic Year 2018 19 III SEMESTER CS8351-DIGITAL PRINCIPLES AND SYSTEM DESIGN Regulation

### SUBJECT CODE: IT T35 DIGITAL SYSTEM DESIGN YEAR / SEM : 2 / 3

UNIT - I PART A (2 Marks) 1. Using Demorgan s theorem convert the following Boolean expression to an equivalent expression that has only OR and complement operations. Show the function can be implemented

### Injntu.com Injntu.com Injntu.com R16

1. a) What are the three methods of obtaining the 2 s complement of a given binary (3M) number? b) What do you mean by K-map? Name it advantages and disadvantages. (3M) c) Distinguish between a half-adder

### B.Tech II Year I Semester (R13) Regular Examinations December 2014 DIGITAL LOGIC DESIGN

B.Tech II Year I Semester () Regular Examinations December 2014 (Common to IT and CSE) (a) If 1010 2 + 10 2 = X 10, then X is ----- Write the first 9 decimal digits in base 3. (c) What is meant by don

### BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS

BHARATHIDASAN ENGINEERING COLLEGE Degree / Branch : B.E./ECE Year / Sem : II/ III Sub.Code / Name : EC6302/DIGITAL ELECTRONICS FREQUENTLY ASKED QUESTIONS UNIT I MINIMIZATION TECHNIQUES AND LOGIC GATES

### HANSABA COLLEGE OF ENGINEERING & TECHNOLOGY (098) SUBJECT: DIGITAL ELECTRONICS ( ) Assignment

Assignment 1. What is multiplexer? With logic circuit and function table explain the working of 4 to 1 line multiplexer. 2. Implement following Boolean function using 8: 1 multiplexer. F(A,B,C,D) = (2,3,5,7,8,9,12,13,14,15)

### SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE)

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : STLD(16EC402) Year & Sem: II-B.Tech & I-Sem Course & Branch: B.Tech

### COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS UNIT I

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK SUBJECT CODE & NAME: EC 1312 DIGITAL LOGIC CIRCUITS YEAR / SEM: III / V UNIT I NUMBER SYSTEM & BOOLEAN ALGEBRA

### DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY

DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY Dept/Sem: II CSE/03 DEPARTMENT OF ECE CS8351 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT I BOOLEAN ALGEBRA AND LOGIC GATES PART A 1. How many

### Code No: R Set No. 1

Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

### Code No: R Set No. 1

Code No: R059210504 Set No. 1 II B.Tech I Semester Regular Examinations, November 2006 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science & Systems

www.vidyarthiplus.com Question Paper Code : 31298 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2013. Third Semester Computer Science and Engineering CS 2202/CS 34/EC 1206 A/10144 CS 303/080230012--DIGITAL

### PART B. 3. Minimize the following function using K-map and also verify through tabulation method. F (A, B, C, D) = +d (0, 3, 6, 10).

II B. Tech II Semester Regular Examinations, May/June 2015 SWITCHING THEORY AND LOGIC DESIGN (Com. to EEE, ECE, ECC, EIE.) Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A

### END-TERM EXAMINATION

(Please Write your Exam Roll No. immediately) END-TERM EXAMINATION DECEMBER 2006 Exam. Roll No... Exam Series code: 100919DEC06200963 Paper Code: MCA-103 Subject: Digital Electronics Time: 3 Hours Maximum

### R a) Simplify the logic functions from binary to seven segment display code converter (8M) b) Simplify the following using Tabular method

SET - 1 1. a) Convert the decimal number 250.5 to base 3, base 4 b) Write and prove de-morgan laws c) Implement two input EX-OR gate from 2 to 1 multiplexer (3M) d) Write the demerits of PROM (3M) e) What

### SHRI ANGALAMMAN COLLEGE OF ENGINEERING. (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI

SHRI ANGALAMMAN COLLEGE OF ENGINEERING AND TECHNOLOGY (An ISO 9001:2008 Certified Institution) SIRUGANOOR, TIRUCHIRAPPALLI 621 105 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC1201 DIGITAL

### II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

Hall Ticket Number: 14CS IT303 November, 2017 Third Semester Time: Three Hours Answer Question No.1 compulsorily. II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION Common for CSE & IT Digital Logic

### Code No: R Set No. 1

Code No: R059210504 Set No. 1 II B.Tech I Semester Supplementary Examinations, February 2007 DIGITAL LOGIC DESIGN ( Common to Computer Science & Engineering, Information Technology and Computer Science

### R07

www..com www..com SET - 1 II B. Tech I Semester Supplementary Examinations May 2013 SWITCHING THEORY AND LOGIC DESIGN (Com. to EEE, EIE, BME, ECC) Time: 3 hours Max. Marks: 80 Answer any FIVE Questions

NADAR SARASWATHI COLLEGE OF ENGINEERING AND TECHNOLOGY Vadapudupatti, Theni-625531 Question Bank for the Units I to V SEMESTER BRANCH SUB CODE 3rd Semester B.E. / B.Tech. Electrical and Electronics Engineering

### Principles of Digital Techniques PDT (17320) Assignment No State advantages of digital system over analog system.

Assignment No. 1 1. State advantages of digital system over analog system. 2. Convert following numbers a. (138.56) 10 = (?) 2 = (?) 8 = (?) 16 b. (1110011.011) 2 = (?) 10 = (?) 8 = (?) 16 c. (3004.06)

### R07. Code No: V0423. II B. Tech II Semester, Supplementary Examinations, April

SET - 1 II B. Tech II Semester, Supplementary Examinations, April - 2012 SWITCHING THEORY AND LOGIC DESIGN (Electronics and Communications Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions

### Digital logic fundamentals. Question Bank. Unit I

Digital logic fundamentals Question Bank Subject Name : Digital Logic Fundamentals Subject code: CA102T Staff Name: R.Roseline Unit I 1. What is Number system? 2. Define binary logic. 3. Show how negative

### 10EC33: DIGITAL ELECTRONICS QUESTION BANK

10EC33: DIGITAL ELECTRONICS Faculty: Dr.Bajarangbali E Examination QuestionS QUESTION BANK 1. Discuss canonical & standard forms of Boolean functions with an example. 2. Convert the following Boolean function

### Code No: 07A3EC03 Set No. 1

Code No: 07A3EC03 Set No. 1 II B.Tech I Semester Regular Examinations, November 2008 SWITCHING THEORY AND LOGIC DESIGN ( Common to Electrical & Electronic Engineering, Electronics & Instrumentation Engineering,

### SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN

SIR C.R.REDDY COLLEGE OF ENGINEERING, ELURU DEPARTMENT OF INFORMATION TECHNOLOGY LESSON PLAN SUBJECT: CSE 2.1.6 DIGITAL LOGIC DESIGN CLASS: 2/4 B.Tech., I SEMESTER, A.Y.2017-18 INSTRUCTOR: Sri A.M.K.KANNA

### Scheme G. Sample Test Paper-I

Sample Test Paper-I Marks : 25 Times:1 Hour 1. All questions are compulsory. 2. Illustrate your answers with neat sketches wherever necessary. 3. Figures to the right indicate full marks. 4. Assume suitable

### UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS PART-A (2 MARKS)

SUBJECT NAME: DIGITAL LOGIC CIRCUITS YEAR / SEM : II / III DEPARTMENT : EEE UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL CIRCUITS 1. What is variable mapping? 2. Name the two canonical forms for Boolean algebra.

### DE Solution Set QP Code : 00904

DE Solution Set QP Code : 00904 1. Attempt any three of the following: 15 a. Define digital signal. (1M) With respect to digital signal explain the terms digits and bits.(2m) Also discuss active high and

### (ii) Simplify and implement the following SOP function using NOR gates:

DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EE6301 DIGITAL LOGIC CIRCUITS UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES PART A 1. How can an OR gate be

### KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS COMPUTER ENGINEERING DEPARTMENT COE 202: Digital Logic Design Term 162 (Spring 2017) Instructor: Dr. Abdulaziz Barnawi Class time: U.T.R.: 11:00-11:50AM Class

### CONTENTS CHAPTER 1: NUMBER SYSTEM. Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii)

CONTENTS Foreword...(vii) Preface... (ix) Acknowledgement... (xi) About the Author...(xxiii) CHAPTER 1: NUMBER SYSTEM 1.1 Digital Electronics... 1 1.1.1 Introduction... 1 1.1.2 Advantages of Digital Systems...

### Switching Theory & Logic Design/Digital Logic Design Question Bank

Switching Theory & Logic Design/Digital Logic Design Question Bank UNIT I NUMBER SYSTEMS AND CODES 1. A 12-bit Hamming code word containing 8-bits of data and 4 parity bits is read from memory. What was

### CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES.

CS6201-DIGITAL PRINCIPLE AND SYSTEM DESIGN I YEAR/II SEM PART-B UNIT-I BOOLEAN ALGEBRA AND LOGIC GATES. 1) Simplify the boolean function using tabulation method. F = (0, 1, 2, 8, 10, 11, 14, 15) List all

### KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK NAME OF THE SUBJECT: EE 2255 DIGITAL LOGIC CIRCUITS YEAR / SEM: II / IV UNIT I BOOLEAN ALGEBRA AND COMBINATIONAL

INDEX Absorption law, 31, 38 Acyclic graph, 35 tree, 36 Addition operators, in VHDL (VHSIC hardware description language), 192 Algebraic division, 105 AND gate, 48 49 Antisymmetric, 34 Applicable input

### Hours / 100 Marks Seat No.

17333 13141 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Illustrate your answers with neat sketches wherever necessary. (4)

### UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan

UPY14602-DIGITAL ELECTRONICS AND MICROPROCESSORS Lesson Plan UNIT I - NUMBER SYSTEMS AND LOGIC GATES Introduction to decimal- Binary- Octal- Hexadecimal number systems-inter conversions-bcd code- Excess

### APPENDIX A SHORT QUESTIONS AND ANSWERS

APPENDIX A SHORT QUESTIONS AND ANSWERS Unit I Boolean Algebra and Logic Gates Part - A 1. Define binary logic? Binary logic consists of binary variables and logical operations. The variables are designated

### MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s. 2. Why the decimal number system is also called as positional number system?

MGU-BCA-205- Second Sem- Core VI- Fundamentals of Digital Systems- MCQ s Unit-1 Number Systems 1. What does a decimal number represents? A. Quality B. Quantity C. Position D. None of the above 2. Why the

### 1. Mark the correct statement(s)

1. Mark the correct statement(s) 1.1 A theorem in Boolean algebra: a) Can easily be proved by e.g. logic induction b) Is a logical statement that is assumed to be true, c) Can be contradicted by another

### DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER.

DIRECTORATE OF TECHNICAL EDUCATION DIPLOMA IN ELECTRICAL AND ELECTRONICS ENGINEERING II YEAR M SCHEME IV SEMESTER 2015 2016 onwards DIGITAL ELECTRONICS CURRICULUM DEVELOPMENT CENTRE Curriculum Development

### DIGITAL ELECTRONICS. Vayu Education of India

DIGITAL ELECTRONICS ARUN RANA Assistant Professor Department of Electronics & Communication Engineering Doon Valley Institute of Engineering & Technology Karnal, Haryana (An ISO 9001:2008 ) Vayu Education

### Hours / 100 Marks Seat No.

17320 21718 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Answer each next main Question on a new page. (3) Figures to the right indicate full marks. (4) Assume suitable data,

### Philadelphia University Student Name: Student Number:

Philadelphia University Student Name: Student Number: Faculty of Engineering Serial Number: Final Exam, First Semester: 2018/2019 Dept. of Computer Engineering Course Title: Logic Circuits Date: 03/01/2019

### R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai

L T P C R.M.D. ENGINEERING COLLEGE R.S.M. Nagar, Kavaraipettai- 601206 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC8392 UNIT - I 3 0 0 3 OBJECTIVES: To present the Digital fundamentals, Boolean

### INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad ELECTRONICS AND COMMUNICATIONS ENGINEERING

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad - 00 0 ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK Course Name : DIGITAL DESIGN USING VERILOG HDL Course Code : A00 Class : II - B.

### Question Total Possible Test Score Total 100

Computer Engineering 2210 Final Name 11 problems, 100 points. Closed books, closed notes, no calculators. You would be wise to read all problems before beginning, note point values and difficulty of problems,

### CS/IT DIGITAL LOGIC DESIGN

CS/IT 214 (CR) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester CS/IT DIGITAL LOGIC DESIGN Time: Three Hours 1. a) Flip-Flop Answer

### Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition

Digital Design Using Digilent FPGA Boards -- Verilog / Active-HDL Edition Table of Contents 1. Introduction to Digital Logic 1 1.1 Background 1 1.2 Digital Logic 5 1.3 Verilog 8 2. Basic Logic Gates 9

### MLR Institute of Technology

MLR Institute of Technology Laxma Reddy Avenue, Dundigal, Quthbullapur (M), Hyderabad 500 043 Course Name Course Code Class Branch ELECTRONICS AND COMMUNICATIONS ENGINEERING QUESTION BANK : DIGITAL DESIGN

### 1. Draw general diagram of computer showing different logical components (3)

Tutorial 1 1. Draw general diagram of computer showing different logical components (3) 2. List at least three input devices (1.5) 3. List any three output devices (1.5) 4. Fill the blank cells of the

### SWITCHING THEORY AND LOGIC CIRCUITS

SWITCHING THEORY AND LOGIC CIRCUITS COURSE OBJECTIVES. To understand the concepts and techniques associated with the number systems and codes 2. To understand the simplification methods (Boolean algebra

### 2. (a) Compare the characteristics of a floppy disk and a hard disk. (b) Discuss in detail memory interleaving. [8+7]

Code No: A109211202 R09 Set No. 2 1. (a) Explain the purpose of the following registers: i. IR ii. PC iii. MDR iv. MAR. (b) Explain with an example the steps in subtraction of two n-digit unsigned numbers.

### 3. The high voltage level of a digital signal in positive logic is : a) 1 b) 0 c) either 1 or 0

1. The number of level in a digital signal is: a) one b) two c) four d) ten 2. A pure sine wave is : a) a digital signal b) analog signal c) can be digital or analog signal d) neither digital nor analog

### Logic design Ibn Al Haitham collage /Computer science Eng. Sameer

DEMORGAN'S THEOREMS One of DeMorgan's theorems stated as follows: The complement of a product of variables is equal to the sum of the complements of the variables. DeMorgan's second theorem is stated as

### Course Batch Semester Subject Code Subject Name. B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits

Course Batch Semester Subject Code Subject Name B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits Part-A 1 Define De-Morgan's theorem. 2 Convert the following hexadecimal number to decimal

### ii) Do the following conversions: output is. (a) (101.10) 10 = (?) 2 i) Define X-NOR gate. (b) (10101) 2 = (?) Gray (2) /030832/31034

No. of Printed Pages : 4 Roll No.... rd 3 Sem. / ECE Subject : Digital Electronics - I SECTION-A Note: Very Short Answer type questions. Attempt any 15 parts. (15x2=30) Q.1 a) Define analog signal. b)

### DIGITAL ELECTRONICS. P41l 3 HOURS

UNIVERSITY OF SWAZILAND FACUL TY OF SCIENCE AND ENGINEERING DEPARTMENT OF PHYSICS MAIN EXAMINATION 2015/16 TITLE OF PAPER: COURSE NUMBER: TIME ALLOWED: INSTRUCTIONS: DIGITAL ELECTRONICS P41l 3 HOURS ANSWER

### QUESTION BANK FOR TEST

CSCI 2121 Computer Organization and Assembly Language PRACTICE QUESTION BANK FOR TEST 1 Note: This represents a sample set. Please study all the topics from the lecture notes. Question 1. Multiple Choice

### GATE CSE. GATE CSE Book. November 2016 GATE CSE

GATE CSE GATE CSE Book November 2016 GATE CSE Preface This book is made thanks to the effort of GATE CSE members and Praneeth who made most of the latex notes for GATE CSE. Remaining work of completing

### COMBINATIONAL LOGIC CIRCUITS

COMBINATIONAL LOGIC CIRCUITS 4.1 INTRODUCTION The digital system consists of two types of circuits, namely: (i) Combinational circuits and (ii) Sequential circuits A combinational circuit consists of logic

### NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN

NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF INFORMATION TECHNOLOGY CS 2202 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT 1 BOOLEAN ALGEBRA AND LOGIC GATES Review of binary

### Specifying logic functions

CSE4: Components and Design Techniques for Digital Systems Specifying logic functions Instructor: Mohsen Imani Slides from: Prof.Tajana Simunic and Dr.Pietro Mercati We have seen various concepts: Last

### MULTIMEDIA COLLEGE JALAN GURNEY KIRI KUALA LUMPUR

STUDENT IDENTIFICATION NO MULTIMEDIA COLLEGE JALAN GURNEY KIRI 54100 KUALA LUMPUR SECOND SEMESTER FINAL EXAMINATION, 2013/2014 SESSION ITC2223 COMPUTER ORGANIZATION & ARCHITECTURE DSEW-E-F 1/13 18 FEBRUARY

### Computer Logical Organization Tutorial

Computer Logical Organization Tutorial COMPUTER LOGICAL ORGANIZATION TUTORIAL Simply Easy Learning by tutorialspoint.com tutorialspoint.com i ABOUT THE TUTORIAL Computer Logical Organization Tutorial Computer

### Experiment 3: Logic Simplification

Module: Logic Design Name:... University no:.. Group no:. Lab Partner Name: Mr. Mohamed El-Saied Experiment : Logic Simplification Objective: How to implement and verify the operation of the logical functions

### ECE 331: N0. Professor Andrew Mason Michigan State University. Opening Remarks

ECE 331: N0 ECE230 Review Professor Andrew Mason Michigan State University Spring 2013 1.1 Announcements Opening Remarks HW1 due next Mon Labs begin in week 4 No class next-next Mon MLK Day ECE230 Review

### Final Examination (Open Katz, asynchronous & test notes only, Calculators OK, 3 hours)

Your Name: UNIVERSITY OF CALIFORNIA AT BERKELEY BERKELEY DAVIS IRVINE LOS ANGELES RIVERSIDE SAN DIEGO SAN FRANCISCO Department of Electrical Engineering and Computer Sciences SANTA BARBARA SANTA CRUZ CS

### BHARATHIDASAN ENGINEERING COLLEGE

BHARATHIDASAN ENGINEERING COLLEGE CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN (FOR COMMON TO 2 SEM CSE & IT) Lecturer notes Prepared by L.Gopinath M.tech Assistant professor UNIT 1 BOOLEAN ALGEBRS AND

### UNIT- V COMBINATIONAL LOGIC DESIGN

UNIT- V COMBINATIONAL LOGIC DESIGN NOTE: This is UNIT-V in JNTUK and UNIT-III and HALF PART OF UNIT-IV in JNTUA SYLLABUS (JNTUK)UNIT-V: Combinational Logic Design: Adders & Subtractors, Ripple Adder, Look

### DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

DIGITAL CIRCUIT LOGIC UNIT 9: MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES 1 Learning Objectives 1. Explain the function of a multiplexer. Implement a multiplexer using gates. 2. Explain the

### Chap.3 3. Chap reduces the complexity required to represent the schematic diagram of a circuit Library

3.1 Combinational Circuits 2 Chap 3. logic circuits for digital systems: combinational vs sequential Combinational Logic Design Combinational Circuit (Chap 3) outputs are determined by the present applied

### This tutorial gives a complete understanding on Computer Logical Organization starting from basic computer overview till its advanced architecture.

About the Tutorial Computer Logical Organization refers to the level of abstraction above the digital logic level, but below the operating system level. At this level, the major components are functional

Get Free notes at Module-I One s Complement: Complement all the bits.i.e. makes all 1s as 0s and all 0s as 1s Two s Complement: One s complement+1 SIGNED BINARY NUMBERS Positive integers (including zero)

### NODIA AND COMPANY. GATE SOLVED PAPER Computer Science Engineering Digital Logic. Copyright By NODIA & COMPANY

No part of this publication may be reproduced or distributed in any form or any means, electronic, mechanical, photocopying, or otherwise without the prior permission of the author. GATE SOLVED PAPER Computer

### CS8803: Advanced Digital Design for Embedded Hardware

CS883: Advanced Digital Design for Embedded Hardware Lecture 2: Boolean Algebra, Gate Network, and Combinational Blocks Instructor: Sung Kyu Lim (limsk@ece.gatech.edu) Website: http://users.ece.gatech.edu/limsk/course/cs883

### D I G I T A L C I R C U I T S E E

D I G I T A L C I R C U I T S E E Digital Circuits Basic Scope and Introduction This book covers theory solved examples and previous year gate question for following topics: Number system, Boolean algebra,

### II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Discrete Mathematical Structures. Answer ONE question from each unit.

14CS IT302 November,2016 II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION Common for CSE & IT Discrete Mathematical Structures (4X12=48 Marks) 1. Answer all questions (1X12=12 Marks) a (Pv~P) is

### Combinational Circuits

Combinational Circuits Combinational circuit consists of an interconnection of logic gates They react to their inputs and produce their outputs by transforming binary information n input binary variables

### TEACHING & EXAMINATION SCHEME For the Examination COMPUTER SCIENCE. B.Sc. Part-I

TEACHING & EXAMINATION SCHEME For the Examination -2015 COMPUTER SCIENCE THEORY B.Sc. Part-I CS.101 Paper I Computer Oriented Numerical Methods and FORTRAN Pd/W Exam. Max. (45mts.) Hours Marks 150 2 3

### NH 67, Karur Trichy Highways, Puliyur C.F, Karur District UNIT-II COMBINATIONAL CIRCUITS

NH 67, Karur Trichy Highways, Puliyur C.F, 639 114 Karur District DEPARTMENT OF ELETRONICS AND COMMUNICATION ENGINEERING COURSE NOTES SUBJECT: DIGITAL ELECTRONICS CLASS: II YEAR ECE SUBJECT CODE: EC2203

### Digital Logic Design Exercises. Assignment 1

Assignment 1 For Exercises 1-5, match the following numbers with their definition A Number Natural number C Integer number D Negative number E Rational number 1 A unit of an abstract mathematical system

### St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad

St.MARTIN S ENGINEERING COLLEGE Dhulapally, Secunderabad-500 014 Subject: Digital Design Using Verilog Hdl Class : ECE-II Group A (Short Answer Questions) UNIT-I 1 Define verilog HDL? 2 List levels of

### SECTION-A

M.Sc(CS) ( First Semester) Examination,2013 Digital Electronics Paper: Fifth ------------------------------------------------------------------------------------- SECTION-A I) An electronics circuit/ device

### Department of Electrical and Computer Engineering University of Wisconsin - Madison. ECE/CS 352 Digital System Fundamentals.

Department of Electrical and Computer Engineering University of Wisconsin - Madison ECE/C 352 Digital ystem Fundamentals Quiz #2 Thursday, March 7, 22, 7:15--8:3PM 1. (15 points) (a) (5 points) NAND, NOR

### CHAPTER - 2 : DESIGN OF ARITHMETIC CIRCUITS

Contents i SYLLABUS osmania university UNIT - I CHAPTER - 1 : BASIC VERILOG HDL Introduction to HDLs, Overview of Digital Design With Verilog HDL, Basic Concepts, Data Types, System Tasks and Compiler

### Unit 6 1.Random Access Memory (RAM) Chapter 3 Combinational Logic Design 2.Programmable Logic

EE 200: Digital Logic Circuit Design Dr Radwan E Abdel-Aal, COE Unit 6.Random Access Memory (RAM) Chapter 3 Combinational Logic Design 2. Logic Logic and Computer Design Fundamentals Part Implementation

### PROGRAMMABLE LOGIC DEVICES

PROGRAMMABLE LOGIC DEVICES Programmable logic devices (PLDs) are used for designing logic circuits. PLDs can be configured by the user to perform specific functions. The different types of PLDs available

### DLD VIDYA SAGAR P. potharajuvidyasagar.wordpress.com. Vignana Bharathi Institute of Technology UNIT 3 DLD P VIDYA SAGAR

DLD UNIT III Combinational Circuits (CC), Analysis procedure, Design Procedure, Combinational circuit for different code converters and other problems, Binary Adder- Subtractor, Decimal Adder, Binary Multiplier,

### SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR

SRM ARTS AND SCIENCE COLLEGE SRM NAGAR, KATTANKULATHUR 603203 DEPARTMENT OF COMPUTER SCIENCE & APPLICATIONS LESSON PLAN (207-208) Course / Branch : B.Sc CS Total Hours : 50 Subject Name : Digital Electronics

### QUESTION BANK (DESCRIPTIVE) UNIT I Binary Systems, Boolean Alegebra & Logic Gates. 1. What are the characteristics of Digital Systems.

SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : Digital Logic Design(18CS502 ) Year & Sem: I-B.Tech

### Model EXAM Question Bank

VELAMMAL COLLEGE OF ENGINEERING AND TECHNOLOGY, MADURAI Department of Information Technology Model Exam -1 1. List the main difference between PLA and PAL. PLA: Both AND and OR arrays are programmable

28 The McGraw-Hill Companies, Inc. All rights reserved. 28 The McGraw-Hill Companies, Inc. All rights reserved. All or Nothing Gate Boolean Expression: A B = Y Truth Table (ee next slide) or AB = Y 28